EP0667014B1 - Anordnung zur datenübertragung mit einem parallelen bussystem - Google Patents
Anordnung zur datenübertragung mit einem parallelen bussystem Download PDFInfo
- Publication number
- EP0667014B1 EP0667014B1 EP93923453A EP93923453A EP0667014B1 EP 0667014 B1 EP0667014 B1 EP 0667014B1 EP 93923453 A EP93923453 A EP 93923453A EP 93923453 A EP93923453 A EP 93923453A EP 0667014 B1 EP0667014 B1 EP 0667014B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- units
- signal
- access
- addressed
- dominant
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
- G06F13/378—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a parallel poll method
Definitions
- the invention relates to an arrangement for data transmission with a parallel bus system consisting of address, Data and control bus, and with several connected to it Units and an assembly and an adaptation device for such an arrangement.
- the units occupy slots in a rack. One of them is attacking during reading an access cycle as a processing unit or write to one of the other units address controlled to. The access cycle is at a trouble-free Access to the processing unit with an acknowledgment signal completed.
- the Units e.g. B. as a central module, input and output module, Communication processor or interface module educated.
- the rack of an automation device has one or more bus circuit boards on its rear wall for the electrical connection of the units in the slots.
- the central module which is a control program processed to solve an automation task, accesses via this backplane bus or writing to other assemblies with a Acknowledgment signal Ready, terminate the access if the Access was successful.
- the access time is by a so-called timer of the central module supervised. If this has expired without the Central module has recognized an acknowledgment signal, breaks these unsuccessfully.
- An automation device for more complex automation tasks often consists of one central device and several connected to it Expansion devices.
- the Setting the timer is a complex problem because of the Access times depend on many parameters. The QVZ time must also not be set too large, since it determines the bus occupancy period and is annoying affects system performance.
- the acknowledgment procedure described above is for one Point-to-point connection, i.e. H. for data transmission from one unit to another.
- a receipt controlled Transfer between one unit and several other addressed units is not possible, because the receipt message is the fastest responding Unit is dominant and the time of appearance later Acknowledgment messages hidden. The last receipt is therefore not recognizable.
- One transfer to several Units must be timed, whereby the Time grid on the order of the QVZ time mentioned above lies. The one for access to multiple units The time required is therefore longer than the maximum required Time for a point-to-point access.
- the invention has for its object an arrangement for data transmission with a parallel bus system create a time-optimized termination of an access to a non-acknowledging address and one Acknowledgment-controlled access to several at the same time Units.
- the invention also relates to an assembly and a Adaptation device for such an arrangement.
- a first control line 1 and second 2, to which four units 3, 4, 5 and 6 are connected are by pull-up resistors 7 and 8 Pulled high level.
- Unit 3 as a processing unit evaluates the level on the first control line 1 as Acknowledgment signal Ready and the level on the second Control line 2 as signaling signal SR (System Ready).
- the acknowledgment signal can be switched 9, 10 and 11 Ready, the signal SR via switches 12, 13 and 14 in units 4, 5 and 6 are set to low level.
- the switches 9, 10 and 11 of the acknowledgment signal Ready all open.
- the first control line 1 is therefore high. Against that are Switches 12, 13 and 14 of the signaling signal SR in the idle state closed, so that on the second control line 2 low level is switched.
- the level on the first control line 1 goes up immediately Pulled low. Low level can therefore be on the first control line 1 can be called the dominant state because it superimposed the high level as a recessive state. In contrast changes on the second control line 2 by opening one of the switches 12, 13 or 14 nothing; of the dominant low state remains through the other two, switch not received.
- Figure 2 shows a timing diagram of the acknowledgment signal Ready, the message signal SR and the read signal RD for a read cycle for a point-to-point access.
- the signal signal SR In everyone is at rest (no reading or writing) Units the signal signal SR at low level. With the falling edge 15 of the read signal RD all switch unaddressed units the signal SR at high level. Addressed modules also keep the message signal SR the falling edge of the read signal RD for so long Low level until the transfer or transfer of data is done. At the time of the rising edge 16 of the The SR signaling signal is complete. At the same time, the acknowledgment signal is ready with the falling edge 17 switched to low level. The low level of the acknowledgment signal is ready for the processing unit the receipt information to access to end properly.
- the level of the signal SR is irrelevant in this case.
- a rising edge 18 of the read signal RD now puts all units in the Idle state, seen in Figure 2 on a falling Edge 19 of the signal SR and a rising edge 20 of the acknowledgment signal Ready.
- the timing diagram of one writing point-to-point access corresponds to that in Figure 2 shown; only the read signal is RD to be replaced by a write signal WR.
- For connecting units that do not have a second control line can have an adaptation device for the signal SR between the unit and the bus system be inserted. This generates the message signal SR a timer, the expiry time of which is the longest Access cycle must exceed. It is canceled as soon as the adaptation device has a low level of Acknowledgment signal Ready recognized. If such a unit is pulled out of the adaptation device and an access access can be canceled only after expiration of the timer.
- the adaptation device is the compatibility of the new arrangement with previous ones available units.
- Interface modules for coupling a central device serve with expansion devices, hold the message signal SR when accessing units in an expansion device on low level until the most distant unit in receive the read or write signal in their coupling lines and has returned its signal to the central device.
- the time required for this is double maximum signal runtime in the line. This time information the interface module takes from its individual string timing or the information about the cable length of the Units.
- the inventive Arrangement for both point-to-point access and Multi-point access ensures an optimal response time.
- the detection of incorrect addressing or access to a non-existent unit always in the fastest possible time because the procedure to the runtimes actually existing in the system adjusts.
- a processing unit executes a write access several units with different terms through and acknowledge all addressed units with the message signal SR then took over the written information the processing unit when checking the message signal SR high-level certainty that the information arrived safely at all sinks.
- a synchronous bus access which is always in the fastest possible time because the procedure based on the actual run times in the system adapted.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Description
Claims (9)
- Anordnung zur Datenübertragung mit einem parallelen Bussystem, bestehend aus Adreß-, Daten- und Steuerbus, und mit mehreren daran angeschlossenen Einheiten (3, 4, 5, 6), wobei eine erste Steuerleitung (1) zur Übertragung eines Quittungssignals, mit welchem in Zugriffszyklen eine oder mehrere durch eine erste Einheit (3) adressierte Einheiten Zugriffe quittieren, und eine zweite Steuerleitung (2) zur Übertragung eines Meldesignals (SR) vorhanden sind, mit welchem der ersten Einheit (3) von den übrigen (4, 5, 6) angezeigt wird, ob eine angeschlossene Einheit adressiert wird, indem das Meldesignal dominante und rezessive Zustände aufweist und außerhalb von Zugriffszyklen alle Einheiten, während der Zugriffszyklen aber nur adressierte Einheiten einen dominanten Zustand erzeugen.
- Anordnung nach Anspruch 1, dadurch gekennzeichnet,daß das Quittungssignal (Ready) dominante und rezessive Zustände aufweist unddaß adressierte Einheiten einen dominanten Zustand als Quittung während der Zugriffszyklen, die Einheiten in den übrigen Fällen aber einen rezessiven Zustand erzeugen.
- Anordnung nach Anspruch 1 oder 2, dadurch gekennzeichnet,daß die Einheiten Baugruppen in einem Baugruppenträger sind.
- Anordnung nach Anspruch 1 oder 2, dadurch gekennzeichnet,daß die Einheiten Baugruppen in mehreren Baugruppenträgern sind unddaß die zweite Steuerleitung in alle Baugruppenträger geführt ist.
- Anordnung nach Anspruch 3 oder 4, dadurch gekennzeichnet,daß Baugruppen, die kein Meldesignal erzeugen können, über eine Adaptionseinrichtung an das Bussystem angeschlossen sind, die ein Meldesignal erzeugt, das bei Auftreten einer Quittung den dominanten Zustand beibehält und andernfalls mindestens um die längste Dauer eines Zugriffszyklus verzögert den rezessiven Zustand einnimmt.
- Anordnung nach einem der vorhergehenden Ansprüche, dadurch gekennzeichnet,daß die zweite Steuerleitung (2) mit einem Pull-Up-Widerstand (8) versehen ist unddaß die Einheiten (3, 4, 5, 6) mit einem Open-Collector-Ausgang an der zweiten Steuerleitung (2) angeschlossen sind.
- Anordnung nach einem der vorhergehenden Ansprüche, dadurch gekennzeichnet,daß die Anordnung Bestandteil eines Automatisierungsgeräts ist.
- Baugruppe für eine Anordnung nach Anspruch 3, dadurch gekennzeichnet,daß Mittel vorhanden sind zur Erzeugung eines Quittungssignals, mit welchem die Baugruppe (4, 5, 6) in Zugriffszyklen, in denen sie durch eine erste Einheit (3) adressiert wird, Zugriffe quittiert, unddaß Mittel vorhanden sind zur Erzeugung eines Meldesignals (SR), mit welchem der ersten Einheit (3) von der Baugruppe (4, 5, 6) angezeigt wird, ob die Baugruppe (4, 5, 6) adressiert wird, indem das Meldesignal dominante und rezessive Zustände aufweist und die Baugruppe (4, 5, 6) außerhalb von Zugriffszyklen, während der Zugriffszyklen aber nur, falls sie adressiert wird, einen dominanten Zustand erzeugt.
- Adaptionseinrichtung für eine Anordnung nach Anspruch 5, dadurch gekennzeichnet,daß Baugruppen, die kein Meldesignal erzeugen können, über die Adaptionseinrichtung an das Bussystem anschließbar sind unddaß die Adaptionseinrichtung Mittel zur Erzeugung eines Meldesignals aufweist, das bei Auftreten einer Quittung den dominanten Zustand beibehält und andernfalls mindestens um die längste Dauer eines Zugriffszyklus verzögert den rezessiven Zustand einnimmt.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4237259A DE4237259A1 (de) | 1992-11-04 | 1992-11-04 | Anordnung zur Datenübertragung mit einem parallelen Bussystem |
DE4237259 | 1992-11-04 | ||
PCT/DE1993/001037 WO1994010631A1 (de) | 1992-11-04 | 1993-10-29 | Anordnung zur datenübertragung mit einem parallelen bussystem |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0667014A1 EP0667014A1 (de) | 1995-08-16 |
EP0667014B1 true EP0667014B1 (de) | 1998-01-07 |
Family
ID=6472097
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP93923453A Expired - Lifetime EP0667014B1 (de) | 1992-11-04 | 1993-10-29 | Anordnung zur datenübertragung mit einem parallelen bussystem |
Country Status (7)
Country | Link |
---|---|
US (1) | US5617309A (de) |
EP (1) | EP0667014B1 (de) |
JP (1) | JP2660980B2 (de) |
AT (1) | ATE161981T1 (de) |
DE (3) | DE4237259A1 (de) |
ES (1) | ES2111776T3 (de) |
WO (1) | WO1994010631A1 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101153712B1 (ko) * | 2005-09-27 | 2012-07-03 | 삼성전자주식회사 | 멀티-포트 sdram 엑세스 제어장치와 제어방법 |
FR3100628B1 (fr) * | 2019-09-10 | 2023-04-14 | St Microelectronics Grenoble 2 | Communication par bus CAN |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4128883A (en) * | 1977-09-30 | 1978-12-05 | Ncr Corporation | Shared busy means in a common bus environment |
US4310896A (en) * | 1979-11-13 | 1982-01-12 | General Electric Company | Method of interfacing remote units to a central microprocessor |
US4710871A (en) * | 1982-11-01 | 1987-12-01 | Ncr Corporation | Data transmitting and receiving apparatus |
US4635186A (en) * | 1983-06-20 | 1987-01-06 | International Business Machines Corporation | Detection and correction of multi-chip synchronization errors |
DE3333807A1 (de) * | 1983-09-19 | 1985-04-11 | Siemens AG, 1000 Berlin und 8000 München | Speicherprogrammierbares automatisierungsgeraet |
JPH0276057A (ja) * | 1988-09-13 | 1990-03-15 | Toshiba Corp | I/oリカバリ方式 |
US5070443A (en) * | 1989-09-11 | 1991-12-03 | Sun Microsystems, Inc. | Apparatus for write handshake in high-speed asynchronous bus interface |
-
1992
- 1992-11-04 DE DE4237259A patent/DE4237259A1/de not_active Withdrawn
-
1993
- 1993-10-29 DE DE59307959T patent/DE59307959D1/de not_active Expired - Lifetime
- 1993-10-29 WO PCT/DE1993/001037 patent/WO1994010631A1/de active IP Right Grant
- 1993-10-29 JP JP6510560A patent/JP2660980B2/ja not_active Expired - Fee Related
- 1993-10-29 ES ES93923453T patent/ES2111776T3/es not_active Expired - Lifetime
- 1993-10-29 US US08/424,381 patent/US5617309A/en not_active Expired - Lifetime
- 1993-10-29 EP EP93923453A patent/EP0667014B1/de not_active Expired - Lifetime
- 1993-10-29 DE DE9321462U patent/DE9321462U1/de not_active Expired - Lifetime
- 1993-10-29 AT AT93923453T patent/ATE161981T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO1994010631A1 (de) | 1994-05-11 |
DE9321462U1 (de) | 1998-04-23 |
JPH07508610A (ja) | 1995-09-21 |
DE4237259A1 (de) | 1994-05-05 |
JP2660980B2 (ja) | 1997-10-08 |
US5617309A (en) | 1997-04-01 |
EP0667014A1 (de) | 1995-08-16 |
ES2111776T3 (es) | 1998-03-16 |
ATE161981T1 (de) | 1998-01-15 |
DE59307959D1 (de) | 1998-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102005037263A1 (de) | Verfahren und Vorrichtung zum Decodieren eines Signals | |
DE60106929T2 (de) | Methode und vorrichtung zur ankopplung von single master geräten an eine multimaster wired-and busumgebung | |
EP0667014B1 (de) | Anordnung zur datenübertragung mit einem parallelen bussystem | |
CH645491A5 (de) | Verfahren zur pruefung einer datenuebertragungsanlage unter verwendung einer pruefschleife. | |
DE102011101172A1 (de) | Mehrfachadresserkennung in AS-Interface-Netzwerken | |
EP0667015B1 (de) | Anordnung mit mehreren aktiven und passiven busteilnehmern | |
DE10136852A1 (de) | Verfahren und Schaltungsanordnung zur Erzeugung eines Datenstrobesignals für sehr schnelle Halbleiterspeichersysteme | |
EP0009600B1 (de) | Verfahren und Schnittstellenadapter zum Durchführen von Wartungsoperationen über eine Schnittstelle zwischen einem Wartungsprozessor und einer Mehrzahl einzeln zu prüfender Funktionseinheiten eines datenverarbeitenden Systems | |
EP1642207B1 (de) | Zuordnung von stationsadressen zu kommunikationsteilnehmern in einem bussystem | |
DE4005087C1 (en) | Connector unit for domestic power installation - has adaptor for specific function allowing data transmission via bus and data lines | |
EP1179921B1 (de) | Aktivitätsdetektion in einem Sternknoten mit mehreren gekoppelten Netzknoten | |
DE19909091A1 (de) | Bussystem mit verbesserter Datenübertragungssicherheit | |
EP1680895B1 (de) | Anlage zum übertragen von daten in einem seriellen, bidirektionalen bus | |
DE2036954B2 (de) | ||
DE102008012730B3 (de) | Elektronische Steuer- und Diagnoseeinrichtung zum Betreiben einer Ventileinheit | |
DE10216920A1 (de) | Verfahren und Vorrichtung zur Überprüfung einer Überwachungsfunktion eines Bussystems und Bussystem | |
EP0236818B1 (de) | Verfahren und Schaltungsanordnung zum Überwachen von mit einer Datenvermittlungs- bzw. Datenübertragungseinrichtung verbundenen Anschlussleitungen | |
EP0073969A2 (de) | Verfahren zur Übergabe des Refresh-Signals an einen Halbleiterspeicher und Schaltung zur Ausführung des Verfahrens | |
DE4121152C2 (de) | Anordnung mit einer Vielzahl von an einen Adreß-, Daten- und Steuerbus angeschlossenen Einheiten | |
EP1301913A1 (de) | Verfahren zur datenübermittlung | |
EP3496342A1 (de) | Vorrichtung und verfahren zum prüfen des spezifikationsgerechten verhaltens von steuergeräten | |
EP0567204B1 (de) | Verfahren und Schaltungsanordnung zur Überwachung digitaler, periodischer Signale | |
DE1932614C3 (de) | Prüfeinrichtung zur Feststellung einer Mehrfachauswahl von Verarbeitungs einheiten in einem Datenverarbeitungs system | |
DE4304259A1 (de) | Anordnung mit mehreren aktiven und passiven Busteilnehmern | |
DE10115804A1 (de) | Betriebsverfahren für einen Datenbus für mehrere Teilnehmer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19950404 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB IT LI LU NL PT SE |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
17Q | First examination report despatched |
Effective date: 19970623 |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE CH DE DK ES FR GB IT LI LU NL PT SE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980107 |
|
REF | Corresponds to: |
Ref document number: 161981 Country of ref document: AT Date of ref document: 19980115 Kind code of ref document: T |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REF | Corresponds to: |
Ref document number: 59307959 Country of ref document: DE Date of ref document: 19980212 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: NV Representative=s name: SIEMENS SCHWEIZ AG |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2111776 Country of ref document: ES Kind code of ref document: T3 |
|
ITF | It: translation for a ep patent filed |
Owner name: STUDIO JAUMANN P. & C. S.N.C. |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980407 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980407 |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 19980317 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 19980408 |
|
ET | Fr: translation filed | ||
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19981029 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19981031 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
BERE | Be: lapsed |
Owner name: SIEMENS A.G. Effective date: 19981031 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 20041006 Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 20041020 Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: CH Payment date: 20050105 Year of fee payment: 12 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20051029 Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051029 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051031 Ref country code: ES Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051031 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051031 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20051031 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20121031 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20121011 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20121216 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R071 Ref document number: 59307959 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R071 Ref document number: 59307959 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: PE20 Expiry date: 20131028 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20131030 Ref country code: GB Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20131028 |