EP0666602A2 - Solar cell and method for manufacturing the same - Google Patents
Solar cell and method for manufacturing the same Download PDFInfo
- Publication number
- EP0666602A2 EP0666602A2 EP95200805A EP95200805A EP0666602A2 EP 0666602 A2 EP0666602 A2 EP 0666602A2 EP 95200805 A EP95200805 A EP 95200805A EP 95200805 A EP95200805 A EP 95200805A EP 0666602 A2 EP0666602 A2 EP 0666602A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- gaas
- substrate
- layer
- electrode
- solar cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title description 30
- 238000004519 manufacturing process Methods 0.000 title description 28
- 239000000758 substrate Substances 0.000 claims abstract description 116
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 179
- 239000012535 impurity Substances 0.000 claims description 7
- 230000035882 stress Effects 0.000 description 41
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 27
- 229910052582 BN Inorganic materials 0.000 description 26
- 239000000463 material Substances 0.000 description 22
- 239000002184 metal Substances 0.000 description 9
- 230000008646 thermal stress Effects 0.000 description 9
- 239000013078 crystal Substances 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- 238000003892 spreading Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 230000001154 acute effect Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 239000007772 electrode material Substances 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 230000035939 shock Effects 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- QNRATNLHPGXHMA-XZHTYLCXSA-N (r)-(6-ethoxyquinolin-4-yl)-[(2s,4s,5r)-5-ethyl-1-azabicyclo[2.2.2]octan-2-yl]methanol;hydrochloride Chemical compound Cl.C([C@H]([C@H](C1)CC)C2)CN1[C@@H]2[C@H](O)C1=CC=NC2=CC=C(OCC)C=C21 QNRATNLHPGXHMA-XZHTYLCXSA-N 0.000 description 2
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- HSFWRNGVRCDJHI-UHFFFAOYSA-N alpha-acetylene Natural products C#C HSFWRNGVRCDJHI-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 125000002534 ethynyl group Chemical group [H]C#C* 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000007740 vapor deposition Methods 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 239000007779 soft material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/068—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
- H01L31/0693—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells the devices including, apart from doping material or other impurities, only AIIIBV compounds, e.g. GaAs or InP solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02463—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02658—Pretreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/022433—Particular geometry of the grid contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/0475—PV cell arrays made by cells in a planar, e.g. repetitive, configuration on a single semiconductor substrate; PV cell microarrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/184—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP
- H01L31/1852—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP comprising a growth substrate not being an AIIIBV compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/544—Solar cells from Group III-V materials
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/933—Germanium or silicon or Ge-Si on III-V
Definitions
- the present invention relates to a GaAs solar cell on an Si substrate and a method for manufacturing the same.
- Figure 20 are views showing a structure of a conventional GaAs solar cell on an Si substrate, in which figure 20(a) is its plan view and figure 20(b) is a sectional view taken along a line A-A in figure 20(a).
- reference numeral 1 designates an Si substrate.
- An n type GaAs layer 2 and a p type GaAs layer 3 which serve as active layers are laminated on a first main surface 1a of the Si substrate 1 and then an anode electrode (p type electrode) 6 is formed on the p type GaAs layer 3 and a cathode electrode (n type electrode) 5 is provided on a second main surface 1b of the Si substrate 1.
- a solar cell 21 is formed.
- the GaAs solar cell 21 on the Si substrate is normally manufactured by the following method.
- the n type GaAs layer 2 and the p type GaAs layer 3 are sequentially formed on the first main surface 1a of the n type Si substrate 1 having a surface orientation of approximately (100) by a method of crystal growth of a compound semiconductor, such as MOCVD method.
- a pn junction 4 which generates a photovoltaic effect is formed.
- the anode electrode (p side electrode) 6 is selectively formed on the p type GaAs and the cathode electrode (n side electrode) 5 is formed on the whole surface of the second main surface 1b of the Si substrate 1.
- the anode electrode 6 comprises collecting electrodes 6a for collecting a photoelectric current and a common electrode 6b for connecting the collecting electrodes to an outside circuit.
- theses electrodes are formed by sputtering or a vapor deposition method and Ti/Ag is normally used as their materials.
- the conventional GaAs solar cell on the Si substrate has the following problems. That is, since the n type GaAs layer 2 and the p type GaAs layer 3 are usually formed at a high temperature of 700 to 800°C, when a wafer on which the above GaAs layers are formed is taken out at a room temperature, a large warpage is generated because of a difference in thermal expansion coefficient between GaAs and Si as shown in figure 20(b). As a thickness of the GaAs layer is increased, the degree of this warpage becomes large. When the thickness of the GaAs layer exceeds 3 ⁇ m, a crack is generated. On the other hand, as the thickness of the GaAs layer is increased, a dislocation density in the GaAs layer is reduced.
- the thickness should be 4 to 5 ⁇ m.
- the crack is generated in the operation layer (active layer) of the conventional solar cell.
- a region surrounded by the crack 7 on which the collecting electrode 6a is not provided, which region is shown by slanting lines in figure 20(a) is a loss region because the generated photoelectric current can not be collected.
- the crack is easily generated in the GaAs layer. Since the warpage is concave when the GaAs layer is on the upper side as shown in figure 20(b), the crack is easily generated when a stress is applied from the direction of the second main surface 1b of the Si substrate, that is, when a tensile stress is applied to the GaAs layer. Therefore, when the wafer is flattened in photolithography process for patterning the p type electrode 6 or when interconnector welding for modulation is performed on the first electrode 5 side in assembling process, the crack is obviously generated.
- FIG. 21 is a view showing a principle for manufacturing the above solar cell.
- reference numeral 25 designates a mask formed on the Si substrate, which is used for selectively growing GaAs
- reference numeral 26 designates a wedge
- reference numeral 27 designates a crack generated in the GaAs layer from the end of the wedge.
- the crack 27 is generated in the GaAs layer from the end of the wedge 26.
- thermal stress in an element is relieved by the crack, so that the crack is prevented from being generated later. Therefore, it is possible to prevent generation of an invalid region by forming the collecting electrode so as not to generate a region surrounded by the crack in which the collecting electrode does not exist with due regard to the position of the crack 27.
- the Si substrate surface is difficult to be satisfactorily clean in a case where GaAs is selectively grown by using the mask as shown in the conventional example, while it is to be desired that the Si substrate on which GaAs is to be grown should be clean when the GaAs solar cell on the Si substrate is manufactured.
- the present invention was made to solve the above problems and it is an object of the present invention to provide a GaAs solar cell on an Si substrate capable of preventing generation of the crack or reducing its effect even if the crack is generated and a method for manufacturing the same.
- a layer comprising a material having a thermal expansion coefficient smaller than that of the Si substrate is formed on a second main surface of a first conductivity type Si substrate at a temperature close to the room temperature and then the first and second GaAs layers of the first and second conductivity types, which serve as active layers, are sequentially formed on a first main surface of the Si substrate.
- the layer formed of the material having a thermal expansion coefficient smaller than that of the Si substrate warps the Si substrate into a convex shape at a temperature when the GaAs layer is formed, that is, a stress is generated on the first main surface of the Si substrate.
- residual stress of the GaAs layer can be reduced and also a degree of its warpage can be reduced at the room temperature after the GaAs layer is formed.
- a solar cell in accordance with the present invention comprises a layer comprising a conductive material having a thermal expansion coefficient smaller than that of Si which is formed on the second main surface of the Si substrate at a temperature close to the room temperature before the first and second GaAs layers of the first and second conductivity types, which serve as the active layers, are formed on the first main surface of the first conductivity type Si substrate. Therefore, this can be used as an electrode.
- a GaAs buffer layer to which a first conductivity type impurity of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate and then a layer comprising a material having a thermal expansion coefficient smaller than that of the Si substrate is formed on the second main surface of the Si substrate at a temperature close to the room temperature and then first and second GaAs layers of first and second conductivity types are sequentially formed on the buffer layer.
- an active layer can be formed on the clean surface of the Si substrate having no thermal stress.
- a GaAs buffer layer to which a first conductivity type impurity of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate, a wedge-shaped notched part is provided on a side surface of the buffer layer or a pinhole having a predetermined configuration is provided on the buffer layer and then an active layer is formed, which comprises a first conductivity type GaAs layer and a second conductivity type GaAs layer on the buffer layer and having the crack generated from the end of the wedge-shaped notched part or from the pinhole.
- the active layer can be formed on the clean Si substrate surface.
- thermal stress in the element can be relieved and the crack is prevented from being accidentally generated later.
- a solar cell of the present invention comprises a plurality of island-shaped buffer layers formed in one element region which are formed by dividing a GaAs buffer layer formed on the first main surface of the first conductivity type Si substrate, to which a first conductivity type impurity of high concentration is applied, by checkered mesa grooves and active layers formed of first and second GaAs layers of first and second conductivity types which are sequentially formed on each island-shaped buffer layer, in which the second conductivity type GaAs layer in each island is connected to at least one second conductivity type collecting electrode connected to common electrode.
- At least one of an electrode on the substrate side and an electrode on the light input side is formed of metal which is likely to be plastically deformed as the base material.
- stress applied to the GaAs layer at a peripheral part of the electrode can be reduced.
- a solar cell of the present invention comprises electrodes on the substrate side which are separately arranged on the second main surface of the Si substrate. As a result, stress applied to the semiconductor by an electrode material is diffused, so that the crack is prevented from being generated.
- a solar cell of the present invention comprises an electrode on the light input side which is patterned into a configuration in which a state where the collecting electrode is not connected to a region divided by another active region is not likely to occur, such as a closed-loop configuration or a configuration in which the collecting electrodes and the common electrode do not cross at right angles when the crack is generated in the active layer.
- a loss region can be prevented from being generated when the crack is generated later.
- Figure 1 are sectional views showing a method for manufacturing a solar cell in accordance with a first embodiment of the present invention.
- reference numeral 1 designates an n type Si substrate
- reference numeral 1a designates a first main surface of the Si substrate
- reference numeral 1b designates a second main surface opposite to the first main surface 1a.
- An n type GaAs layer 2 is arranged on the first main surface 1a of the Si substrate 1.
- a p type GaAs layer 3 is arranged on the n type GaAs layer 2.
- a pn junction 4 is formed between the n type GaAs layer 2 and the p type GaAs layer 3.
- Reference numeral 10 designates an auxiliary layer comprising a material having a thermal expansion coefficient smaller than that of Si, which is formed on a back surface of the Si substrate 1.
- the auxiliary layer 10 comprising a material having a thermal expansion coefficient smaller than that of Si is formed on the second main surface 1b of the n type Si substrate 1 of a (100) surface whose surface orientation is inclined by 2 degrees in the ⁇ 111 ⁇ direction at a temperature close to the room temperature as shown in figure 1(a).
- a material of this auxiliary layer 10 boron nitride (BN), carbon (C), silicon dioxide (SiO2) or the like is used.
- the auxiliary layer 10 is formed by sputtering or a photo-assisted chemical vapor deposition.
- n type GaAs layer 2 and the p type GaAs layer 3 are formed by an MOCVD method, MBE method or the like as shown in figure 1(c).
- FIG 1(d) an epitaxial wafer which is not warped and has no residual stress in the GaAs layer can be provided as shown in figure 1(d).
- the GaAs solar cell 22 on the Si substrate shown in figure 2 can be formed using the above epitaxial wafer by the room method for manufacturing the solar cell.
- reference numeral 5 designates an n side electrode which is formed on the second main surface of the Si substrate by vapor deposition, sputtering, plating method or the like using a metal material such as Ti/Au after the layer 10 having a thermal expansion coefficient smaller than that of Si is removed.
- reference numeral 6 designates a p side electrode which is selectively formed on a part of the surface of the p type GaAs layer 3 by photolithography or the like so that light may be input into the pn junction 4 which generates photoelectromotive force.
- the p side electrode 6 comprises collecting electrodes 6a for collecting a photoelectric current and a common electrode 6b for connecting the collecting electrode 6a to the outside circuit.
- the p side electrode 6 may be formed using the same material and method as those of the n side electrode 5.
- the flat epitaxial wafer can be formed in accordance with the first embodiment of the present invention, it is not necessary to apply stress from the outside to flatten the wafer in the step of photolithography which requires flatness or the step of grinding the back surface for adjusting its thickness while the solar cell is manufactured. As a result, the crack is prevented from being generated in the GaAs layers 2 and 3. In addition, since it is also not necessary to apply stress from the outside to flatten the wafer at the time of interconnecting to the electrodes 5 and 6 in an assembling step for modulation, the crack is prevented from being generated, In addition, since the epitaxial wafer having no residual stress can be provided in the first embodiment of the present invention, the crack is prevented from being accidentally generated by force applied from the outside in the manufacturing steps.
- FIG 3 is a schematic view showing a state of the wafer shown in figure 1(b).
- reference character R designates a radius of curvature of warpage
- reference character D designates a thickness of the Si substrate
- reference character d designates a thickness of BN formed at the room temperature.
- the warpage caused by thermal stress ⁇ is obtained as follows.
- E Si and ⁇ Si are Young's modulus and Poissons ratio, respectively.
- a neutral surface N of strain and, stress exists in the wafer and its position is obtained as follows.
- t d/D
- E BN and ⁇ BN are Young's modulus and Poissons ratio of BN, respectively.
- extension ⁇ l on the surface 1a is as follows. ⁇ Y R l More specifically, when BN is formed on the back surface 1b of the Si substrate at the room temperature and then heated up at the GaAs growing temperature, the 1a surface of the Si substrate on which GaAs is to be grown up is extended to l + ⁇ l.
- the thickness of Bn is approximately 38 ⁇ m and the thickness of the Si substrate is 100 ⁇ m.
- n electrode is formed on the second main surface 1b of the Si substrate after the layer 10 comprising a material whose thermal expansion coefficient is smaller than that of Si is removed in the above first embodiment of the present invention
- a conductive material may be used as a material whose thermal expansion coefficient is smaller than that of Si, which serves as the n type electrode as it is in the second embodiment of the present invention.
- a BN film to which carbon is applied in high concentration may be used.
- This is formed by a reactive sputtering method using acetylene as reactive gas or photo-assisted chemical vapor deposition using diborane ammonia as main gas and acetylene as doping gas in which a BN sintered body is used as a target.
- specific resistance of the Si substrate is high, contact resistance between BN and Si becomes high.
- it is possible to reduce the contact resistance by selectively forming through holes on the BN film 10' and forming the metal electrode 11 comprising a material such as Ti/Au on the exposed second main surface of the Si substrate as shown in figure 5.
- an interconnecting part for modulation may be formed on the metal electrode 11. In this case, welding of the interconnector or the like can be performed on the metal electrode 11 more easily than on the BN film 10'.
- Figure 4 are sectional views showing a method for manufacturing a solar cell in accordance with the third embodiment of the present invention.
- the same references as in figure 1 designate the same or corresponding parts and reference numeral 12 designates an n+ GaAs buffer layer.
- the n+ GaAs layer 12 having a thickness of approximately 2 ⁇ m is formed on the first main surface 1a of the Si substrate 1.
- the BN film 10 is formed at the room temperature.
- the substrate is warped a little by thermal stress of the n+ GaAs layer.
- the degree of warpage can be disregarded.
- the wafer is heated up at a temperature when the GaAs layer is grown, it is warped like in figure 1(b).
- the degree of warpage is smaller than that shown in figure 1(b) because of the n+ GaAs layer.
- the n type GaAs layer 2 and the p type GaAs layer 3 which are necessary for the solar cell are formed and then the wafer is taken out at the room temperature.
- the degree of warpage can be considerably reduced as compared with a conventional example where there is no BN film.
- the warpage is generated a little, there are the following advantages as compared with the first embodiment of the present invention.
- the GaAs layer is formed on the Si substrate, GaAs can be epitaxially grown on the clean Si substrate having no foreign material, so that a uniform grown layer is obtained. Thereafter, when the GaAs layer is formed at a temperature of 700 to 800°C after the BN is formed at the room temperature, because the n+ GaAs layer 12 is already formed, homoepitaxial growth can be implemented and then the GaAs layer is uniformly formed in a relatively easy manner. In addition, because it is grown at a considerably low temperature of 900 to 1000°C, the element can be prevented from being polluted by BN.
- Figure 6 are sectional views showing a method for manufacturing a solar cell in accordance with a variation of the third embodiment of the present invention.
- the same reference numerals as in figure 4 designate the same or corresponding parts and reference numerals 13 and 14 designate mesa grooves formed in the vicinity of the wafer.
- the wafer is formed like in figure 4(a).
- the BN film 10 is formed and then the mesa groove 13 is formed by selectively etching the n+ GaAs layer 12 so that a part of the Si substrate surface may be exposed.
- the wafer is heated up at 700 to 800°C and then it is warped.
- the n type GaAs layer 2 and the p type GaAs layer 3 are formed.
- a natural oxide film is formed on the Si surface which is exposed by the mesa groove, a GaAs crystal is not grown but the GaAs layer is selectively grown thereon.
- the wafer is taken out of the GaAs crystal growing apparatus at the room temperature, the degree of warpage is reduced as compared with that by the conventional method.
- the mesa groove 14 whose width is larger than that of the mesa groove 13 is formed by selectivity removing the GaAs layer in the vicinity of the mesa groove 13 formed after the n+ GaAs layer 12 is formed.
- the reason why the mesa groove 14 is formed is described hereinafter.
- the GaAs layer is not grown on the Si substrate surface of the mesa groove in the step shown in figure 6(d). In this GaAs layer growing process, since reactive gas applied to the mesa groove is not deposited on the Si substrate, it is used for GaAs growth in the vicinity of the mesa groove.
- a grown layer becomes thick in the vicinity of the mesa groove and specially its edge part is sharply swollen. Since mechanical stress is concentrated in this swollen part, many cracks are generated from this part. Therefore, the mesa groove 14 shown in figure 6(e) are formed by selectively removing the swollen part.
- Figure 8 is a view showing an example of a sectional structure of the GaAs layer in the vicinity of the mesa groove, in which stress concentration in the vicinity of the element can be reduced as much as possible in accordance with the variation of the third embodiment of the present invention.
- the angle formed between a side surface of the p type GaAs layer 2 and the n type GaAs layer 3 and a p type GaAs layer surface 3a is set at 90° or more to prevent the stress from being concentrated in an acute angle part.
- This configuration can be easily formed by a method such as forward mesa etching in the GaAs layer having a growing surface in the vicinity of (100) surface.
- the above structure can be formed by reducing adhesive strength between the photoresist and the GaAs layer in the vicinity of the mesa groove to accelerate etching at an interface between the photoresist and GaAs.
- the contact angle formed between the n+ GaAs layer and an interface against the Si substrate is an obtuse angle, the stress is prevented from being concentrated.
- This configuration can be easily formed by using nature of etchant in which etching speed depends on the stress.
- the configuration shown in figure 8 can be etched away using solution of sulfuric acid, hydrogen peroxide and water as etchant for GaAs.
- Figure 9 is a plan view showing a method for manufacturing a solar cell in accordance with the fourth embodiment of the present invention.
- the n+ GaAs buffer layer is formed on the Si substrate and then the mesa groove 13 is formed by selectively etching the n+ GaAs layer.
- a wedge-shaped concave part 15 whose bottom reaches the Si surface is provided on at least one side of the mesa groove.
- this concave part can be formed at the same step for forming the above mesa groove 13. Then, the n type GaAs layer and the p type GaAs layer which serve as active layers are formed.
- the wedge-shaped concave part is formed in accordance with this embodiment of the present invention, since stress is concentrated in the vicinity of the grown layer as described above, when the wedge-shaped concave part is formed in accordance with this embodiment of the present invention, the crack 16 is generated from its end as shown in figure 9. Then, the p type electrode 6 is formed and then finally the new mesa groove 14 is formed by removing a peripheral part of the mesa groove, which is the same as the variation of the third embodiment of the present invention. At this time, the peripheral part of the wedge-shaped concave part is also etched away. As described above, since the wedge-shaped concave part is previously formed to intentionally generate the crack from this part in this fourth embodiment of the present invention, stress is relieved and the crack is prevented from being generated later.
- a ratio of increase of the spreading resistance is in proportion to the square of the ratio of a length of the maximum electrode 6b to an arrangement distance.
- the spreading resistance becomes 400-fold.
- it is effective to shift the direction in which the crack is generated from the end of the wedge so as not to be in parallel with the direction of the collecting electrode.
- it is most effective when both cross at an angle of 45 degrees. According to this variation, an increase of the spreading resistance is twofold at the most.
- Figure 11 is a sectional view in the vicinity of the crack 16 whose generation is controlled in accordance with the fourth embodiment of the present invention. Since the pn junction 4 is exposed because the crack 16 is generated, this part is coated with an insulating film 20 formed of a material such as Si3N4 or SiO2. In general, when the exposed pn junction end face 4a is left in the air, a leak current is generated because water, a foreign material or the like is attached thereto, with the result that the characteristic of the solar cell could be degraded. Therefore, that part is passivated with the insulating film, so that the leak current can be prevented from being generated.
- the pn junction could be short-circuited because the metal enters from the crevice of the crack. Therefore, when the exposed end face 4a of the pn junction is protected with the insulating film 20 before the electrode is formed and then the second electrode 6 is formed, the pn junction can be prevented from being short-circuited Meanwhile, when the insulating film is formed on the whole surface of the lower part of the second electrode, a current can not be taken out. Therefore, the insulating film should be left only in the vicinity of the crack and a contact hole is formed other than that part.
- the above step is possible when generation of the crack 16 is controlled as described in this embodiment of the present invention. More specifically, when generation of the crack is controlled, a position of the crack can be specified and then the pattern of the contact hole can be specified. As described above, according to the fourth embodiment of the present invention, the electrode capable of protecting the pn junction can be formed.
- Figure 12 is a plan view showing another variation of the fourth embodiment of the present invention.
- the n+ GaAs buffer layer is formed on the Si substrate and then the mesa groove 13 is formed by selectively etching the n+ GaAs layer.
- a plurality of rhombic concave parts 17 is formed in the n+ GaAs layer which remains like an island.
- This concave part can be formed at the same step of forming the mesa groove 13 like the embodiment shown in figure 9.
- the crack 16 is generated from a part of the acute angle of the rhomb.
- the concave part may have a configuration formed of two circular arcs which are circumscribed to the rhomb like still another variation of the fourth embodiment of the present invention shown in figure 13.
- the rhombic concave part is also provided at the center of the collecting electrodes 6a, the same effect described in figure 9 can be obtained.
- the influence of the crack which is accidentally generated from the part other than this concave part can be minimum like the embodiment shown in figure 10.
- FIG 14 is a view showing a solar cell in accordance with the fifth embodiment of the present invention, in which figure 14(a) is its plan view and figure 14(b) is a sectional view taken along a line A-A in figure 14(a).
- the solar cell in accordance with the fifth embodiment of the present invention is formed as follows.
- the n+ GaAs buffer layer 12 is formed on the Si substrate and then the checkered mesa grooves 13 are provided so that a plurality of islands 18 of n+ GaAs buffer layer may be formed in one element. Then, when the n type GaAs layer 2 and the p type GaAs layer 3 are grown as described above, they are selectively grown only at the island part in which the n+ GaAs layer remains. Then, the GaAs layer in the vicinity of each island 18 is removed and then the mesa groove which is a little larger than the mesa groove 13 is provided. Then, the pn junction exposed on the side is protected with the insulating film 19.
- the n type electrode 5 is formed on the second main surface of the n type Si substrate and the p type electrode 6 comprising the collecting electrodes 6a and the common electrode 6b is formed on the p type GaAs layer surface.
- at least one collecting electrode 6a or the common electrode 6b is provided in each island 18.
- Figure 15 is a schematic view showing stress applied to the GaAs layer by the p type electrode 6.
- reference numeral 19 designates a contour line of stress. As shown by the line, the stress is concentrated in the vicinity of the electrode. This stress is generated by a difference in thermal expansion coefficient between the electrode material and the GaAs layer, whose strength depends on the thermal expansion coefficient, hardness and thickness of the electrode material.
- As the conventional p type electrode Ag having a thickness of 4 ⁇ m formed on Ti having a thickness of 500 ⁇ is used and the crack is generated because of this p type electrode.
- the p type electrode Au having a thickness of 2 ⁇ m formed on Ti having a thickness of 500 ⁇ is used. Since the electrode is formed of metal which is likely to be plastically deformed, generation of the crack due to the electrode can be prevented. More specifically, the reason why the crack is prevented from being generated is that the stress applied to the GaAs layer is reduced because the thermal expansion coefficient of Au is 1.5 X 10 ⁇ 5(1/°C), which is smaller than the thermal expansion coefficient 2.1 X 10 ⁇ 5 (1/°C) of Ag and close to the thermal expansion coefficient 6 X 10 ⁇ 6(1/°C) of the GaAs layer and Au is superior to Ag in view of malleability and it is a soft material which is likely to be plastically deformed.
- the stress is reduced because the electrode has a thin thickness of 2 ⁇ m.
- a curvilinear factor could be reduced because electrode resistance is increased.
- the solar cell is formed of the electrode having the above thickness, its characteristic bears comparison with that formed of the electrode having a thickness of 4 ⁇ m.
- Figure 16 is a view showing a GaAs solar cell on the Si substrate in accordance with the seventh embodiment of the present invention.
- the n type electrodes 5 are separately formed on the second main surface of the Si substrate 1.
- stress applied to the GaAs layers 2 and 3 is reduced as compared with the case where the electrode is formed on the whole surface of the second main surface of the Si substrate 1 as in the conventional device.
- a metal material forming the n type electrode has a thermal expansion coefficient larger than that of Si, when it is cooled down at a low temperature of approximately -200°C in a thermal shock test, the n type electrode is compressed and then a tensile stress is applied to the GaAs layers 2 and 3. Therefore, when the n type electrode 5 is formed on the whole surface of the second main surface of the Si substrate 1, this tensile stress is large. If this tensile stress is applied to the GaAs layers 2 and 3 in which a tensile stress caused by a difference in thermal expansion coefficient between Si and GaAs exists, the crack is easily generated. Therefore, when the n type electrodes 5 are separately formed, the tensile stress is reduced and the crack is prevented from being generated.
- the BN film 10' is conductive, this is not necessarily conductive and metal electrodes 11 which are separately formed can be used as the n type electrode 5.
- a compressive stress is applied to the GaAs layers 2 and 3 by the BN film at a low temperature and then the tensile stress caused by the difference in thermal expansion coefficient between Si and GaAs can be offset.
- the crack is further prevented from being generated.
- FIG 17 is a view showing a GaAs solar cell on the Si substrate in accordance with the eighth embodiment of the present invention.
- the collecting electrode 6a of the second electrode 6 is formed like a grid, which forms a closed loop.
- the pattern of the collecting electrode 6a is formed like a closed loop, it is possible to collect a photoelectric current generated in the region separated by two or more cracks 7, which can not collected by the conventional comblike pattern shown in figure 20.
- Figure 18 is a view showing a solar cell in accordance with a variation of the eighth embodiment of the present invention.
- the common electrode 6b is formed on four sides in the vicinity of the element and the collecting electrode 6a forming a closed loop is connected to each of the common electrode 6b.
- an influence exerted by generation of the crack can be reduced.
- FIG 19 is a view showing a solar cell in accordance with another variation of the eighth embodiment of the present invention.
- two common electrodes 6b are provided and the collecting electrodes 6a are connected to each of the common electrodes at angles other than 90° so that the collecting electrodes 6a may cross the crack 7.
- the crack is likely to be generated in the direction of ⁇ 100 ⁇ .
- the common electrodes 6b are arranged in the direction of ⁇ 100 ⁇ , the collecting electrodes 6a which does not cross at a right angle to the common electrodes 6b does not cross at a right angle to the crack 7.
- the layer comprising a material having a thermal expansion coefficient smaller than that of the Si substrate is formed on the second main surface of the first conductivity type Si substrate at a temperature close to the room temperature and then the first and second GaAs layers of first and second conductivity types which serve as active layers are formed on the first main surface of the Si substrate.
- residual stress in the GaAs layer can be reduced and the degree of warpage can be also reduced, so that a more flat epitaxial wafer can be obtained and there is provided a GaAs solar cell on the Si substrate which has no or few cracks.
- the layer comprising a conductive material having a thermal expansion coefficient smaller than that of Si is formed on the second main surface of the Si substrate at a temperature close to the room temperature.
- the GaAs buffer layer to which an impurity of the first conductivity type of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate and then the layer comprising a material having a thermal expansion coefficient smaller than that of the Si substrate is formed on the second main surface of the substrate at a temperature close to the room temperature and then the first and second GaAs layers of the first and second conductivity types are sequentially formed on the buffer layer.
- the GaAs active layer which has no thermal stress on the clean Si substrate surface.
- the GaAs buffer layer to which an impurity of the first conductivity type of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate and then a wedge-shaped notched part is formed on a side of the buffer layer or a pinhole of predetermined configuration is provided on the buffer layer and then the active layer comprising the GaAs layers of the first and second conductivity types and having a crack generated from the end of the wedge-shaped notched part or from the pinhole is formed on the buffer layer.
- the active layer can be formed on the clean Si substrate surface and the thermal stress can be relieved by intentionally generating the crack.
- the crack is prevented from being accidentally generated later and the characteristic of the solar cell can be prevented from being considerably degraded.
- the GaAs buffer layer to which an impurity of the first conductivity type of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate and divided by checkered mesa grooves, whereby the solar cell comprises a plurality of island-shaped buffer layers in one element region and active layers comprising the first and second GaAs layers of the first and second conductivity types which are sequentially formed on each island-shaped buffer layer, in which at leash one second conductivity type collecting electrode connected to the common electrode is connected to the second conductivity type GaAs layer in each island.
- At least one of the electrode on the substrate and the electrode on the light input side is formed of metal which is likely to be practically deformed as the base material. As a result, the crack caused by stress of the electrodes can be prevented from being generated.
- the electrodes on the substrate side are separately arranged on the second main surface of the Si substrate.
- a tensile stress toward the GaAs layer by the first electrode is reduced and then the crack is prevented from being generated at a low temperature in a thermal shock test or the like.
- the electrode on the light input side which is patterned into such a configuration that a state where the collecting electrode is not connected to the region divided by another active region does not likely to occur when the crack is generated in the active layer. As a result, even when the crack is generated later, a loss region is prevented from being generated.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Electromagnetism (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Development (AREA)
- Sustainable Energy (AREA)
- Chemical & Material Sciences (AREA)
- Health & Medical Sciences (AREA)
- Molecular Biology (AREA)
- Materials Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Photovoltaic Devices (AREA)
Abstract
Description
- The present invention relates to a GaAs solar cell on an Si substrate and a method for manufacturing the same.
- Figure 20 are views showing a structure of a conventional GaAs solar cell on an Si substrate, in which figure 20(a) is its plan view and figure 20(b) is a sectional view taken along a line A-A in figure 20(a). In figure 20,
reference numeral 1 designates an Si substrate. An ntype GaAs layer 2 and a ptype GaAs layer 3 which serve as active layers are laminated on a firstmain surface 1a of theSi substrate 1 and then an anode electrode (p type electrode) 6 is formed on the ptype GaAs layer 3 and a cathode electrode (n type electrode) 5 is provided on a secondmain surface 1b of theSi substrate 1. Thus, asolar cell 21 is formed. - The GaAs
solar cell 21 on the Si substrate is normally manufactured by the following method. - First, the n
type GaAs layer 2 and the ptype GaAs layer 3 are sequentially formed on the firstmain surface 1a of the ntype Si substrate 1 having a surface orientation of approximately (100) by a method of crystal growth of a compound semiconductor, such as MOCVD method. Thus, apn junction 4 which generates a photovoltaic effect is formed. Then, as an electrode for taking a photoelectromotive force out, the anode electrode (p side electrode) 6 is selectively formed on the p type GaAs and the cathode electrode (n side electrode) 5 is formed on the whole surface of the secondmain surface 1b of theSi substrate 1. Theanode electrode 6 comprises collectingelectrodes 6a for collecting a photoelectric current and acommon electrode 6b for connecting the collecting electrodes to an outside circuit. In addition, theses electrodes are formed by sputtering or a vapor deposition method and Ti/Ag is normally used as their materials. - However, the conventional GaAs solar cell on the Si substrate has the following problems. That is, since the n
type GaAs layer 2 and the ptype GaAs layer 3 are usually formed at a high temperature of 700 to 800°C, when a wafer on which the above GaAs layers are formed is taken out at a room temperature, a large warpage is generated because of a difference in thermal expansion coefficient between GaAs and Si as shown in figure 20(b). As a thickness of the GaAs layer is increased, the degree of this warpage becomes large. When the thickness of the GaAs layer exceeds 3 µm, a crack is generated. On the other hand, as the thickness of the GaAs layer is increased, a dislocation density in the GaAs layer is reduced. Therefore, in order to assure sufficient performance as the solar cell, the thickness should be 4 to 5 µm. Thus, the crack is generated in the operation layer (active layer) of the conventional solar cell. Particularly, a region surrounded by thecrack 7 on which the collectingelectrode 6a is not provided, which region is shown by slanting lines in figure 20(a), is a loss region because the generated photoelectric current can not be collected. - In addition, even if the crack is not generated, since considerably large thermal stress remains in the GaAs layer, when slight stress is applied from the outside, the crack is easily generated in the GaAs layer. Since the warpage is concave when the GaAs layer is on the upper side as shown in figure 20(b), the crack is easily generated when a stress is applied from the direction of the second
main surface 1b of the Si substrate, that is, when a tensile stress is applied to the GaAs layer. Therefore, when the wafer is flattened in photolithography process for patterning thep type electrode 6 or when interconnector welding for modulation is performed on thefirst electrode 5 side in assembling process, the crack is obviously generated. - Meanwhile, GaAs on an Si substrate in which the crack is prevented from being generated later by intentionally generating the crack at a predetermined position to relieve thermal stress is disclosed in Appl. Phys. Lett. 55(21), 20 November 1989, pp.2187 to 2189. Figure 21 is a view showing a principle for manufacturing the above solar cell. In figure 21,
reference numeral 25 designates a mask formed on the Si substrate, which is used for selectively growing GaAs,reference numeral 26 designates a wedge, andreference numeral 27 designates a crack generated in the GaAs layer from the end of the wedge. - According to this conventional example, when the GaAs active layer is selectively grown on the Si substrate using the mask having the
wedge 26, thecrack 27 is generated in the GaAs layer from the end of thewedge 26. Thus, thermal stress in an element is relieved by the crack, so that the crack is prevented from being generated later. Therefore, it is possible to prevent generation of an invalid region by forming the collecting electrode so as not to generate a region surrounded by the crack in which the collecting electrode does not exist with due regard to the position of thecrack 27. - However, the Si substrate surface is difficult to be satisfactorily clean in a case where GaAs is selectively grown by using the mask as shown in the conventional example, while it is to be desired that the Si substrate on which GaAs is to be grown should be clean when the GaAs solar cell on the Si substrate is manufactured.
- The present invention was made to solve the above problems and it is an object of the present invention to provide a GaAs solar cell on an Si substrate capable of preventing generation of the crack or reducing its effect even if the crack is generated and a method for manufacturing the same.
- Other objects and advantages of the present invention will become apparent from the detailed description given hereinafter; it should be understood, however, that the detailed description and specific embodiment are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the arts from this detailed description.
- According to a method for manufacturing a solar cell of the present invention, a layer comprising a material having a thermal expansion coefficient smaller than that of the Si substrate is formed on a second main surface of a first conductivity type Si substrate at a temperature close to the room temperature and then the first and second GaAs layers of the first and second conductivity types, which serve as active layers, are sequentially formed on a first main surface of the Si substrate. Thus, the layer formed of the material having a thermal expansion coefficient smaller than that of the Si substrate warps the Si substrate into a convex shape at a temperature when the GaAs layer is formed, that is, a stress is generated on the first main surface of the Si substrate. As a result, residual stress of the GaAs layer can be reduced and also a degree of its warpage can be reduced at the room temperature after the GaAs layer is formed.
- In addition, a solar cell in accordance with the present invention comprises a layer comprising a conductive material having a thermal expansion coefficient smaller than that of Si which is formed on the second main surface of the Si substrate at a temperature close to the room temperature before the first and second GaAs layers of the first and second conductivity types, which serve as the active layers, are formed on the first main surface of the first conductivity type Si substrate. Therefore, this can be used as an electrode.
- In addition, according to a method for manufacturing a solar cell of the present invention, a GaAs buffer layer to which a first conductivity type impurity of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate and then a layer comprising a material having a thermal expansion coefficient smaller than that of the Si substrate is formed on the second main surface of the Si substrate at a temperature close to the room temperature and then first and second GaAs layers of first and second conductivity types are sequentially formed on the buffer layer. As a result, an active layer can be formed on the clean surface of the Si substrate having no thermal stress.
- In addition, according to a method for manufacturing a solar cell of the present invention, a GaAs buffer layer to which a first conductivity type impurity of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate, a wedge-shaped notched part is provided on a side surface of the buffer layer or a pinhole having a predetermined configuration is provided on the buffer layer and then an active layer is formed, which comprises a first conductivity type GaAs layer and a second conductivity type GaAs layer on the buffer layer and having the crack generated from the end of the wedge-shaped notched part or from the pinhole. As a result, the active layer can be formed on the clean Si substrate surface. In addition, when the crack is intentionally formed on a predetermined position, thermal stress in the element can be relieved and the crack is prevented from being accidentally generated later.
- In addition, a solar cell of the present invention comprises a plurality of island-shaped buffer layers formed in one element region which are formed by dividing a GaAs buffer layer formed on the first main surface of the first conductivity type Si substrate, to which a first conductivity type impurity of high concentration is applied, by checkered mesa grooves and active layers formed of first and second GaAs layers of first and second conductivity types which are sequentially formed on each island-shaped buffer layer, in which the second conductivity type GaAs layer in each island is connected to at least one second conductivity type collecting electrode connected to common electrode. As a result, mechanical force applied to the GaAs crystal is reduced because the size of the island-shaped active layer is small, so that the crack is prevented from being generated.
- In addition, according to a solar cell of the present invention, at least one of an electrode on the substrate side and an electrode on the light input side is formed of metal which is likely to be plastically deformed as the base material. As a result, stress applied to the GaAs layer at a peripheral part of the electrode can be reduced.
- In addition, a solar cell of the present invention comprises electrodes on the substrate side which are separately arranged on the second main surface of the Si substrate. As a result, stress applied to the semiconductor by an electrode material is diffused, so that the crack is prevented from being generated.
- In addition, a solar cell of the present invention comprises an electrode on the light input side which is patterned into a configuration in which a state where the collecting electrode is not connected to a region divided by another active region is not likely to occur, such as a closed-loop configuration or a configuration in which the collecting electrodes and the common electrode do not cross at right angles when the crack is generated in the active layer. As a result, a loss region can be prevented from being generated when the crack is generated later.
-
- Figure 1 are sectional views showing a method for manufacturing a GaAs solar cell on an Si substrate in accordance with a first embodiment of the present invention;
- Figure 2(a) is a plan view showing the GaAs solar cell on the Si substrate obtained by the manufacturing method shown in figure 1 and figure 2(b) is a sectional view taken along a line A-A in figure 2(a);
- Figure 3 is a view showing a warpage at a raised temperature in the step shown in figure 1(b);
- Figure 4 are sectional views showing a method for manufacturing a GaAs solar cell on an Si substrate in accordance with a third embodiment of the present invention;
- Figure 5 is a sectional view showing a GaAs solar cell on an Si substrate in accordance with a second embodiment of the present invention;
- Figure 6 are views showing a method for manufacturing a GaAs solar cell on an Si substrate in accordance with a variation of the third embodiment of the present invention;
- Figure 7 is an enlarged view in the vicinity of a mesa part in the step shown in figure 6(d);
- Figure 8 is an enlarged view in the vicinity of the mesa part in the step shown in figure 6(e);
- Figure 9 is a plan view showing a GaAs solar cell on an Si substrate during manufacturing process in accordance with a fourth embodiment of the present invention;
- Figure 10 is a plan view showing a GaAs solar cell on an Si substrate in accordance with a variation of the fourth embodiment of the present invention;
- Figure 11 is a sectional view in the vicinity of the crack, whose generation is controlled, in the GaAs solar cell on the Si substrate in accordance with the variation of the fourth embodiment of the present invention;
- Figure 12 is a plan view showing a GaAs solar cell on an Si substrate during its manufacturing process in accordance with another variation of the fourth embodiment of the present invention;
- Figure 13 is a plan view showing a GaAs solar cell on an Si substrate in accordance with still another variation of the fourth embodiment of the present invention;
- Figure 14(a) is a plan view showing a GaAs solar cell on an Si substrate in accordance with a fifth embodiment of the present invention and figure 14(b) is a sectional view taken along a line A-A in figure 14(a);
- Figure 15 is a schematic view showing stress generated in the vicinity of a second electrode;
- Figure 16 is a sectional view showing a GaAs solar cell on an Si substrate in accordance with a seventh embodiment of the present invention;
- Figure 17 is a plan view showing a GaAs solar cell on an Si substrate in accordance with an eighth embodiment of the present invention;
- Figure 18 is a plan view showing a GaAs solar cell on an Si substrate in accordance with a variation of the eighth embodiment of the present invention;
- Figure 19 is a plan view showing a GaAs solar cell on an Si substrate in accordance with another variation of the eighth embodiment of the present invention;
- Figures 20 and 21 are views each showing a conventional GaAs solar cell on an Si substrate.
- Embodiments of the present invention will be described in reference to the drawings hereinafter.
- Figure 1 are sectional views showing a method for manufacturing a solar cell in accordance with a first embodiment of the present invention. In figure 1,
reference numeral 1 designates an n type Si substrate,reference numeral 1a designates a first main surface of theSi substrate 1,reference numeral 1b designates a second main surface opposite to the firstmain surface 1a. An ntype GaAs layer 2 is arranged on the firstmain surface 1a of theSi substrate 1. A ptype GaAs layer 3 is arranged on the ntype GaAs layer 2. apn junction 4 is formed between the ntype GaAs layer 2 and the ptype GaAs layer 3.Reference numeral 10 designates an auxiliary layer comprising a material having a thermal expansion coefficient smaller than that of Si, which is formed on a back surface of theSi substrate 1. - Next, its manufacturing steps will be described.
- First, the
auxiliary layer 10 comprising a material having a thermal expansion coefficient smaller than that of Si is formed on the secondmain surface 1b of the ntype Si substrate 1 of a (100) surface whose surface orientation is inclined by 2 degrees in the 〈111〉 direction at a temperature close to the room temperature as shown in figure 1(a). As a material of thisauxiliary layer 10, boron nitride (BN), carbon (C), silicon dioxide (SiO₂) or the like is used. Theauxiliary layer 10 is formed by sputtering or a photo-assisted chemical vapor deposition. Their thermal expansion coefficients are 1.0X 10⁻⁶, 1.7X 10⁻⁶, 5 x 10⁻⁷ [1/°C] which are smaller than 2.4X 10⁻⁶ [1/°C] which is a thermal expansion coefficient of Si. When the wafer is heated up at a temperature when the GaAs layer is formed such as approximately 700°C, the Si substrate is warped into a convex shape as shown in figure 1(b) because of the difference in thermal expansion coefficient between the materials of Si and theauxiliary layer 10. In this state, the ntype GaAs layer 2 and the ptype GaAs layer 3 are formed by an MOCVD method, MBE method or the like as shown in figure 1(c). Thereafter, when the wafer is taken out of a crystal growing apparatus at the room temperature, an epitaxial wafer which is not warped and has no residual stress in the GaAs layer can be provided as shown in figure 1(d). The GaAssolar cell 22 on the Si substrate shown in figure 2 can be formed using the above epitaxial wafer by the room method for manufacturing the solar cell. In figure 2,reference numeral 5 designates an n side electrode which is formed on the second main surface of the Si substrate by vapor deposition, sputtering, plating method or the like using a metal material such as Ti/Au after thelayer 10 having a thermal expansion coefficient smaller than that of Si is removed. In addition,reference numeral 6 designates a p side electrode which is selectively formed on a part of the surface of the ptype GaAs layer 3 by photolithography or the like so that light may be input into thepn junction 4 which generates photoelectromotive force. Thep side electrode 6 comprises collectingelectrodes 6a for collecting a photoelectric current and acommon electrode 6b for connecting the collectingelectrode 6a to the outside circuit. Thep side electrode 6 may be formed using the same material and method as those of then side electrode 5. - As described above, since the flat epitaxial wafer can be formed in accordance with the first embodiment of the present invention, it is not necessary to apply stress from the outside to flatten the wafer in the step of photolithography which requires flatness or the step of grinding the back surface for adjusting its thickness while the solar cell is manufactured. As a result, the crack is prevented from being generated in the GaAs layers 2 and 3. In addition, since it is also not necessary to apply stress from the outside to flatten the wafer at the time of interconnecting to the
electrodes - Next, a design of a thickness of the
auxiliary layer 10 in which BN is used as a material which has a thermal expansion coefficient smaller than that of Si in accordance with the first embodiment of the present invention will be described in reference to figure 3. Figure 3 is a schematic view showing a state of the wafer shown in figure 1(b). In figure 3, reference character R designates a radius of curvature of warpage and reference character D designates a thickness of the Si substrate and reference character d designates a thickness of BN formed at the room temperature. The warpage caused by thermal stress σ is obtained as follows.
where ESi and νSi are Young's modulus and Poissons ratio, respectively. A neutral surface N of strain and, stress exists in the wafer and its position is obtained as follows.
where
and
EBN and νBN are Young's modulus and Poissons ratio of BN, respectively. - When a length of the wafer before deformation is shown by ℓ, extension Δℓ on the
surface 1a is as follows.back surface 1b of the Si substrate at the room temperature and then heated up at the GaAs growing temperature, the 1a surface of the Si substrate on which GaAs is to be grown up is extended to ℓ + Δℓ. The thickness d of the BN should be determined so that the following equation may be
implemented, that is, - When respective values are substituted, the thickness of Bn is approximately 38 µm and the thickness of the Si substrate is 100 µm.
- Next, a second embodiment of the present invention will be described. Although the n electrode is formed on the second
main surface 1b of the Si substrate after thelayer 10 comprising a material whose thermal expansion coefficient is smaller than that of Si is removed in the above first embodiment of the present invention, a conductive material may be used as a material whose thermal expansion coefficient is smaller than that of Si, which serves as the n type electrode as it is in the second embodiment of the present invention. As this material, a BN film to which carbon is applied in high concentration may be used. This is formed by a reactive sputtering method using acetylene as reactive gas or photo-assisted chemical vapor deposition using diborane ammonia as main gas and acetylene as doping gas in which a BN sintered body is used as a target. When specific resistance of the Si substrate is high, contact resistance between BN and Si becomes high. However, in this case, it is possible to reduce the contact resistance by selectively forming through holes on the BN film 10' and forming themetal electrode 11 comprising a material such as Ti/Au on the exposed second main surface of the Si substrate as shown in figure 5. In addition, an interconnecting part for modulation may be formed on themetal electrode 11. In this case, welding of the interconnector or the like can be performed on themetal electrode 11 more easily than on the BN film 10'. - Next, a third embodiment of the present invention will be described. Figure 4 are sectional views showing a method for manufacturing a solar cell in accordance with the third embodiment of the present invention. In figure 4, the same references as in figure 1 designate the same or corresponding parts and
reference numeral 12 designates an n⁺ GaAs buffer layer. - Next, its manufacturing steps will be described.
- First, referring to figure 4(a), the n⁺
GaAs layer 12 having a thickness of approximately 2 µm is formed on the firstmain surface 1a of theSi substrate 1. Then, theBN film 10 is formed at the room temperature. In this case, unlike figure 1, the substrate is warped a little by thermal stress of the n⁺ GaAs layer. However, when the thickness of the n⁺ GaAs layer is 2 µm or less, the degree of warpage can be disregarded. Then, referring to figure 4(b), when the wafer is heated up at a temperature when the GaAs layer is grown, it is warped like in figure 1(b). However, in this case the degree of warpage is smaller than that shown in figure 1(b) because of the n⁺ GaAs layer. Then, referring to figure 4(c), the ntype GaAs layer 2 and the ptype GaAs layer 3 which are necessary for the solar cell are formed and then the wafer is taken out at the room temperature. Then, referring to figure 4(d), the degree of warpage can be considerably reduced as compared with a conventional example where there is no BN film. According to the third embodiment of the present invention, although the warpage is generated a little, there are the following advantages as compared with the first embodiment of the present invention. When the GaAs layer is formed on the Si substrate in general, it is necessary to clean the surface of the Si substrate at a high temperature of 900 to 1000°C before the GaAs layer is grown thereon. When a foreign material such as BN is formed on the second main surface of the Si substrate, the first main surface of the Si substrate is polluted at the above high temperature processing, with the result that epitaxial growth of GaAs is not uniformly implemented. According to the embodiment shown in figure 4, when the GaAs layer is formed on the Si substrate, GaAs can be epitaxially grown on the clean Si substrate having no foreign material, so that a uniform grown layer is obtained. Thereafter, when the GaAs layer is formed at a temperature of 700 to 800°C after the BN is formed at the room temperature, because the n⁺GaAs layer 12 is already formed, homoepitaxial growth can be implemented and then the GaAs layer is uniformly formed in a relatively easy manner. In addition, because it is grown at a considerably low temperature of 900 to 1000°C, the element can be prevented from being polluted by BN. - Figure 6 are sectional views showing a method for manufacturing a solar cell in accordance with a variation of the third embodiment of the present invention. In figure 6, the same reference numerals as in figure 4 designate the same or corresponding parts and
reference numerals - Next, its manufacturing steps will be described hereinafter.
- First, referring to figure 6(a), the wafer is formed like in figure 4(a). Then, referring to figure 6(b), the
BN film 10 is formed and then themesa groove 13 is formed by selectively etching the n⁺GaAs layer 12 so that a part of the Si substrate surface may be exposed. Then, referring to figure 6(c), the wafer is heated up at 700 to 800°C and then it is warped. Then, referring to figure 6(d), the ntype GaAs layer 2 and the ptype GaAs layer 3 are formed. In this case, since a natural oxide film is formed on the Si surface which is exposed by the mesa groove, a GaAs crystal is not grown but the GaAs layer is selectively grown thereon. Then, referring to figure 6(e), when the wafer is taken out of the GaAs crystal growing apparatus at the room temperature, the degree of warpage is reduced as compared with that by the conventional method. - In this variation, the
mesa groove 14 whose width is larger than that of themesa groove 13 is formed by selectivity removing the GaAs layer in the vicinity of themesa groove 13 formed after the n⁺GaAs layer 12 is formed. The reason why themesa groove 14 is formed is described hereinafter. According to this variation, as described above, the GaAs layer is not grown on the Si substrate surface of the mesa groove in the step shown in figure 6(d). In this GaAs layer growing process, since reactive gas applied to the mesa groove is not deposited on the Si substrate, it is used for GaAs growth in the vicinity of the mesa groove. Therefore, as shown in figure 7, a grown layer becomes thick in the vicinity of the mesa groove and specially its edge part is sharply swollen. Since mechanical stress is concentrated in this swollen part, many cracks are generated from this part. Therefore, themesa groove 14 shown in figure 6(e) are formed by selectively removing the swollen part. - Figure 8 is a view showing an example of a sectional structure of the GaAs layer in the vicinity of the mesa groove, in which stress concentration in the vicinity of the element can be reduced as much as possible in accordance with the variation of the third embodiment of the present invention. As shown in figure 8, the angle formed between a side surface of the p
type GaAs layer 2 and the ntype GaAs layer 3 and a p typeGaAs layer surface 3a is set at 90° or more to prevent the stress from being concentrated in an acute angle part. This configuration can be easily formed by a method such as forward mesa etching in the GaAs layer having a growing surface in the vicinity of (100) surface. Alternatively, the above structure can be formed by reducing adhesive strength between the photoresist and the GaAs layer in the vicinity of the mesa groove to accelerate etching at an interface between the photoresist and GaAs. In addition, referring to figure 8, since the contact angle formed between the n⁺ GaAs layer and an interface against the Si substrate is an obtuse angle, the stress is prevented from being concentrated. This configuration can be easily formed by using nature of etchant in which etching speed depends on the stress. More specifically, since the stress is largest at the interface against the Si substrate in the n⁺ GaAs layer and it becomes smaller as it gets away from that, the configuration shown in figure 8 can be etched away using solution of sulfuric acid, hydrogen peroxide and water as etchant for GaAs. - Next, a fourth embodiment of the present invention will be described hereinafter. Figure 9 is a plan view showing a method for manufacturing a solar cell in accordance with the fourth embodiment of the present invention.
- Next, its manufacturing steps will be described.
- The n⁺ GaAs buffer layer is formed on the Si substrate and then the
mesa groove 13 is formed by selectively etching the n⁺ GaAs layer. At this time, a wedge-shapedconcave part 15 whose bottom reaches the Si surface is provided on at least one side of the mesa groove. When a pattern shown in figure 9 is used as a mask for forming the mesa groove, this concave part can be formed at the same step for forming theabove mesa groove 13. Then, the n type GaAs layer and the p type GaAs layer which serve as active layers are formed. Although they are selectively grown at a part in which the n⁺ GaAs layer remains, since stress is concentrated in the vicinity of the grown layer as described above, when the wedge-shaped concave part is formed in accordance with this embodiment of the present invention, thecrack 16 is generated from its end as shown in figure 9. Then, thep type electrode 6 is formed and then finally thenew mesa groove 14 is formed by removing a peripheral part of the mesa groove, which is the same as the variation of the third embodiment of the present invention. At this time, the peripheral part of the wedge-shaped concave part is also etched away. As described above, since the wedge-shaped concave part is previously formed to intentionally generate the crack from this part in this fourth embodiment of the present invention, stress is relieved and the crack is prevented from being generated later. - In addition, when the wedge-shaped
concave part 15 is formed at the center between the collectingelectrodes 6a as shown in figure 9, a photoelectric current collected by one grid electrode is well balanced in the right and left directions and it is possible to prevent spreading resistance from being increased, which spreading resistance is caused by imbalanced collection of current due to the crack. In addition, in this case, when a crystal surface orientation is [001], the direction in which the collectingelectrode 6a is arranged runs almost parallel with the direction in which thecrack 16 is generated, which direction is [010]. As described above, according to the embodiment of the present invention shown in figure 9, generation of thecrack 16 is controlled and its influence can be minimum. However, it is not possible to completely prevent the crack from being newly generated for some reason between the collectingelectrodes 6a. In this case, a ratio of increase of the spreading resistance is in proportion to the square of the ratio of a length of themaximum electrode 6b to an arrangement distance. For example, when the former is 2cm and the latter is 1mm, the spreading resistance becomes 400-fold. In order to reduce the above influence, it is effective to shift the direction in which the crack is generated from the end of the wedge so as not to be in parallel with the direction of the collecting electrode. As shown in the variation in figure 10, it is most effective when both cross at an angle of 45 degrees. According to this variation, an increase of the spreading resistance is twofold at the most. - Figure 11 is a sectional view in the vicinity of the
crack 16 whose generation is controlled in accordance with the fourth embodiment of the present invention. Since thepn junction 4 is exposed because thecrack 16 is generated, this part is coated with an insulatingfilm 20 formed of a material such as Si₃N₄ or SiO₂. In general, when the exposed pnjunction end face 4a is left in the air, a leak current is generated because water, a foreign material or the like is attached thereto, with the result that the characteristic of the solar cell could be degraded. Therefore, that part is passivated with the insulating film, so that the leak current can be prevented from being generated. In addition, after the crack is generated, when metal is deposited in the step of forming a current, the pn junction could be short-circuited because the metal enters from the crevice of the crack. Therefore, when the exposedend face 4a of the pn junction is protected with the insulatingfilm 20 before the electrode is formed and then thesecond electrode 6 is formed, the pn junction can be prevented from being short-circuited Meanwhile, when the insulating film is formed on the whole surface of the lower part of the second electrode, a current can not be taken out. Therefore, the insulating film should be left only in the vicinity of the crack and a contact hole is formed other than that part. The above step is possible when generation of thecrack 16 is controlled as described in this embodiment of the present invention. More specifically, when generation of the crack is controlled, a position of the crack can be specified and then the pattern of the contact hole can be specified. As described above, according to the fourth embodiment of the present invention, the electrode capable of protecting the pn junction can be formed. - Figure 12 is a plan view showing another variation of the fourth embodiment of the present invention. According to this variation, the n⁺ GaAs buffer layer is formed on the Si substrate and then the
mesa groove 13 is formed by selectively etching the n⁺ GaAs layer. At this time, a plurality of rhombicconcave parts 17 is formed in the n⁺ GaAs layer which remains like an island. This concave part can be formed at the same step of forming themesa groove 13 like the embodiment shown in figure 9. Then, when the n type GaAs layer and the p type GaAs layer are formed, thecrack 16 is generated from a part of the acute angle of the rhomb. Although the crack is rarely generated from a part of the obtuse angle of the rhomb, even if it is generated, it has almost no substantial influence because it cross the collecting electrode at right angles. However, in order to prevent the latter crack, the concave part may have a configuration formed of two circular arcs which are circumscribed to the rhomb like still another variation of the fourth embodiment of the present invention shown in figure 13. According to this embodiment of the present invention, if the rhombic concave part is also provided at the center of the collectingelectrodes 6a, the same effect described in figure 9 can be obtained. In addition, when a diagonal line connected to the acute angle parts crosses the collectingelectrode 6a at an angle of 45 degrees as shown in figure 13, the influence of the crack which is accidentally generated from the part other than this concave part can be minimum like the embodiment shown in figure 10. - Next, a fifth embodiment of the present invention will be described hereinafter. Figure 14 is a view showing a solar cell in accordance with the fifth embodiment of the present invention, in which figure 14(a) is its plan view and figure 14(b) is a sectional view taken along a line A-A in figure 14(a). The solar cell in accordance with the fifth embodiment of the present invention is formed as follows.
- The n⁺
GaAs buffer layer 12 is formed on the Si substrate and then thecheckered mesa grooves 13 are provided so that a plurality ofislands 18 of n⁺ GaAs buffer layer may be formed in one element. Then, when the ntype GaAs layer 2 and the ptype GaAs layer 3 are grown as described above, they are selectively grown only at the island part in which the n⁺ GaAs layer remains. Then, the GaAs layer in the vicinity of eachisland 18 is removed and then the mesa groove which is a little larger than themesa groove 13 is provided. Then, the pn junction exposed on the side is protected with the insulatingfilm 19. Finally, then type electrode 5 is formed on the second main surface of the n type Si substrate and thep type electrode 6 comprising the collectingelectrodes 6a and thecommon electrode 6b is formed on the p type GaAs layer surface. In this case, at least one collectingelectrode 6a or thecommon electrode 6b is provided in eachisland 18. As described above, according to the fifth embodiment of the present invention, since a plurality of islands of the GaAs layer are provided in one element, the size of the GaAs layer becomes small and then residual stress in the vicinity of the GaAs layer is reduced, so that the crack is prevented from being generated. In addition, even if one crack is generated, it spreads only in one island, so that its influence can be minimum. - Next, a sixth embodiment of the present invention will be described hereinafter. Figure 15 is a schematic view showing stress applied to the GaAs layer by the
p type electrode 6. In figure 15,reference numeral 19 designates a contour line of stress. As shown by the line, the stress is concentrated in the vicinity of the electrode. This stress is generated by a difference in thermal expansion coefficient between the electrode material and the GaAs layer, whose strength depends on the thermal expansion coefficient, hardness and thickness of the electrode material. As the conventional p type electrode, Ag having a thickness of 4 µm formed on Ti having a thickness of 500Å is used and the crack is generated because of this p type electrode. According to the sixth embodiment of the present invention, as the p type electrode, Au having a thickness of 2 µm formed on Ti having a thickness of 500Å is used. Since the electrode is formed of metal which is likely to be plastically deformed, generation of the crack due to the electrode can be prevented. More specifically, the reason why the crack is prevented from being generated is that the stress applied to the GaAs layer is reduced because the thermal expansion coefficient of Au is 1.5X 10⁻⁵(1/°C), which is smaller than the thermal expansion coefficient 2.1X 10⁻⁵ (1/°C) of Ag and close to the thermal expansion coefficient 6X 10⁻⁶(1/°C) of the GaAs layer and Au is superior to Ag in view of malleability and it is a soft material which is likely to be plastically deformed. In addition, the stress is reduced because the electrode has a thin thickness of 2 µm. When the thickness of the electrode is thin, a curvilinear factor could be reduced because electrode resistance is increased. However, when the solar cell is formed of the electrode having the above thickness, its characteristic bears comparison with that formed of the electrode having a thickness of 4 µm. - Next, a seventh embodiment of the present invention will be described hereinafter. Figure 16 is a view showing a GaAs solar cell on the Si substrate in accordance with the seventh embodiment of the present invention. According to the seventh embodiment of the present invention, the
n type electrodes 5 are separately formed on the second main surface of theSi substrate 1. In this structure, stress applied to the GaAs layers 2 and 3 is reduced as compared with the case where the electrode is formed on the whole surface of the second main surface of theSi substrate 1 as in the conventional device. Since a metal material forming the n type electrode has a thermal expansion coefficient larger than that of Si, when it is cooled down at a low temperature of approximately -200°C in a thermal shock test, the n type electrode is compressed and then a tensile stress is applied to the GaAs layers 2 and 3. Therefore, when then type electrode 5 is formed on the whole surface of the second main surface of theSi substrate 1, this tensile stress is large. If this tensile stress is applied to the GaAs layers 2 and 3 in which a tensile stress caused by a difference in thermal expansion coefficient between Si and GaAs exists, the crack is easily generated. Therefore, when then type electrodes 5 are separately formed, the tensile stress is reduced and the crack is prevented from being generated. In addition, according to the embodiment shown in figure 5, although the BN film 10' is conductive, this is not necessarily conductive andmetal electrodes 11 which are separately formed can be used as then type electrode 5. In this case, a compressive stress is applied to the GaAs layers 2 and 3 by the BN film at a low temperature and then the tensile stress caused by the difference in thermal expansion coefficient between Si and GaAs can be offset. Thus, according to the embodiment of the present invention in figure 16, the crack is further prevented from being generated. - Next, a eighth embodiment of the present invention will be described hereinafter. Figure 17 is a view showing a GaAs solar cell on the Si substrate in accordance with the eighth embodiment of the present invention. According to the eighth embodiment of the present invention, the collecting
electrode 6a of thesecond electrode 6 is formed like a grid, which forms a closed loop. Thus, when the pattern of the collectingelectrode 6a is formed like a closed loop, it is possible to collect a photoelectric current generated in the region separated by two ormore cracks 7, which can not collected by the conventional comblike pattern shown in figure 20. - Figure 18 is a view showing a solar cell in accordance with a variation of the eighth embodiment of the present invention. In this case, the
common electrode 6b is formed on four sides in the vicinity of the element and the collectingelectrode 6a forming a closed loop is connected to each of thecommon electrode 6b. In this case also, it is possible to collect the photoelectric current generated at a region surrounded by twocracks 7. Thus, according to theses embodiments of the present invention, an influence exerted by generation of the crack can be reduced. - Figure 19 is a view showing a solar cell in accordance with another variation of the eighth embodiment of the present invention. According to this variation, two
common electrodes 6b are provided and the collectingelectrodes 6a are connected to each of the common electrodes at angles other than 90° so that the collectingelectrodes 6a may cross thecrack 7. In this case, when an orientation of the GaAs crystal surface is {100}, the crack is likely to be generated in the direction of 〈100〉. Then, if thecommon electrodes 6b are arranged in the direction of 〈100〉, the collectingelectrodes 6a which does not cross at a right angle to thecommon electrodes 6b does not cross at a right angle to thecrack 7. As a result, it is possible to collect the photoelectric current also from the region divided by two ormore cracks 7 and then the influence exerted by generation of the crack can be reduced. - As described above, according to the method for manufacturing the GaAs solar cell on the Si substrate of the present invention, the layer comprising a material having a thermal expansion coefficient smaller than that of the Si substrate is formed on the second main surface of the first conductivity type Si substrate at a temperature close to the room temperature and then the first and second GaAs layers of first and second conductivity types which serve as active layers are formed on the first main surface of the Si substrate. As a result, residual stress in the GaAs layer can be reduced and the degree of warpage can be also reduced, so that a more flat epitaxial wafer can be obtained and there is provided a GaAs solar cell on the Si substrate which has no or few cracks.
- In addition, according to the GaAs solar cell on the Si substrate of the present invention, before the first and second GaAs layers of the first and second conductivity types which serve as active layers are formed on the first main surface of the first conductivity type Si substrate, the layer comprising a conductive material having a thermal expansion coefficient smaller than that of Si is formed on the second main surface of the Si substrate at a temperature close to the room temperature. As a result, in addition to the effect obtained by the above manufacturing method of the present invention, the step of newly forming the first electrode is not necessary and then the manufacturing process can be simplified. In addition, even if a temperature becomes lower than the room temperature in a thermal shock test or the like, a compressed stress is applied to the GaAs layer, which offset the residual tensile stress. As a result, the crack is prevented from being generated.
- According to the method for manufacturing the GaAs solar cell on the Si substrate of the present invention, the GaAs buffer layer to which an impurity of the first conductivity type of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate and then the layer comprising a material having a thermal expansion coefficient smaller than that of the Si substrate is formed on the second main surface of the substrate at a temperature close to the room temperature and then the first and second GaAs layers of the first and second conductivity types are sequentially formed on the buffer layer. As a result, there can be provided a GaAs active layer which has no thermal stress on the clean Si substrate surface.
- In addition, according to the method for manufacturing the GaAs solar cell on the Si substrate of the present invention, the GaAs buffer layer to which an impurity of the first conductivity type of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate and then a wedge-shaped notched part is formed on a side of the buffer layer or a pinhole of predetermined configuration is provided on the buffer layer and then the active layer comprising the GaAs layers of the first and second conductivity types and having a crack generated from the end of the wedge-shaped notched part or from the pinhole is formed on the buffer layer. As a result, the active layer can be formed on the clean Si substrate surface and the thermal stress can be relieved by intentionally generating the crack. Thus, the crack is prevented from being accidentally generated later and the characteristic of the solar cell can be prevented from being considerably degraded.
- In addition, according to the GaAs solar cell on the Si substrate of the present invention, the GaAs buffer layer to which an impurity of the first conductivity type of high concentration is applied is formed on the first main surface of the first conductivity type Si substrate and divided by checkered mesa grooves, whereby the solar cell comprises a plurality of island-shaped buffer layers in one element region and active layers comprising the first and second GaAs layers of the first and second conductivity types which are sequentially formed on each island-shaped buffer layer, in which at leash one second conductivity type collecting electrode connected to the common electrode is connected to the second conductivity type GaAs layer in each island. As a result, since the size of the active layer in each island is small, mechanical force acting on the GaAs crystal is reduced and then the crack is prevented from being generated. Thus, even if the crack is generated, it spreads only in that island and does not spread to other islands, so that the influence exerted by generation of the crack can be minimum.
- In addition, according to the GaAs solar cell on the Si substrate of the present invention, at least one of the electrode on the substrate and the electrode on the light input side is formed of metal which is likely to be practically deformed as the base material. As a result, the crack caused by stress of the electrodes can be prevented from being generated.
- In addition, according to the GaAs solar cell on the Si substrate of the present invention, the electrodes on the substrate side are separately arranged on the second main surface of the Si substrate. As a result, a tensile stress toward the GaAs layer by the first electrode is reduced and then the crack is prevented from being generated at a low temperature in a thermal shock test or the like.
- In addition, according to the GaAs solar cell on the Si substrate of the present invention, there is provided the electrode on the light input side which is patterned into such a configuration that a state where the collecting electrode is not connected to the region divided by another active region does not likely to occur when the crack is generated in the active layer. As a result, even when the crack is generated later, a loss region is prevented from being generated.
- Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.
Claims (2)
- A solar cell having an active layer comprising GaAs on an Si substrate comprising:
a plurality of island-shaped buffer layers formed in one element region by dividing the GaAs buffer layer, to which an impurity of a first conductivity type of high concentration is applied and which is formed on a first main surface of the first conductivity type Si substrate, by checkered mesa grooves; and
active layers comprising a first conductivity type GaAs layer and a second conductivity type GaAs layer which are sequentially formed on each island-shaped buffer layer,
in which at least one second conductivity type collecting electrode connected to the common electrode is connected to the second conductivity type GaAs layer in each island. - A solar cell on an Si substrate having a plurality of island-shaped active layers in which at least one of the second conductivity type collecting electrodes connected to the common electrode is connected to said second conductivity type GaAs layer in the island.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2098802A JP2542447B2 (en) | 1990-04-13 | 1990-04-13 | Solar cell and method of manufacturing the same |
JP98802/90 | 1990-04-13 | ||
EP92201965A EP0509614B1 (en) | 1990-04-13 | 1991-04-10 | Solar cell |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP92201965A Division EP0509614B1 (en) | 1990-04-13 | 1991-04-10 | Solar cell |
EP92201965.8 Division | 1991-04-10 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0666602A2 true EP0666602A2 (en) | 1995-08-09 |
EP0666602A3 EP0666602A3 (en) | 1996-01-10 |
EP0666602B1 EP0666602B1 (en) | 1998-06-24 |
Family
ID=14229479
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95200805A Expired - Lifetime EP0666602B1 (en) | 1990-04-13 | 1991-04-10 | Method of manufacturing a GaAs solar cell on a Si substrate |
EP92201966A Expired - Lifetime EP0509615B1 (en) | 1990-04-13 | 1991-04-10 | Solar cell |
EP91303176A Expired - Lifetime EP0455360B1 (en) | 1990-04-13 | 1991-04-10 | Method of manufacturing a solar cell |
EP92201963A Expired - Lifetime EP0507420B1 (en) | 1990-04-13 | 1991-04-10 | Method for Manufacturing a Solar Cell |
EP92201965A Expired - Lifetime EP0509614B1 (en) | 1990-04-13 | 1991-04-10 | Solar cell |
EP19920201964 Withdrawn EP0511718A3 (en) | 1990-04-13 | 1991-04-10 | Solar cell and method for manufacturing the same |
Family Applications After (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP92201966A Expired - Lifetime EP0509615B1 (en) | 1990-04-13 | 1991-04-10 | Solar cell |
EP91303176A Expired - Lifetime EP0455360B1 (en) | 1990-04-13 | 1991-04-10 | Method of manufacturing a solar cell |
EP92201963A Expired - Lifetime EP0507420B1 (en) | 1990-04-13 | 1991-04-10 | Method for Manufacturing a Solar Cell |
EP92201965A Expired - Lifetime EP0509614B1 (en) | 1990-04-13 | 1991-04-10 | Solar cell |
EP19920201964 Withdrawn EP0511718A3 (en) | 1990-04-13 | 1991-04-10 | Solar cell and method for manufacturing the same |
Country Status (4)
Country | Link |
---|---|
US (1) | US5145793A (en) |
EP (6) | EP0666602B1 (en) |
JP (1) | JP2542447B2 (en) |
DE (5) | DE69114760T2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2921515A1 (en) * | 2007-09-25 | 2009-03-27 | Commissariat Energie Atomique | METHOD FOR MANUFACTURING SEMICONDUCTOR STRUCTURES USEFUL FOR PRODUCING SEMICONDUCTOR-OVER-INSULATING SUBSTRATES, AND APPLICATIONS THEREOF |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR930008861B1 (en) * | 1991-05-16 | 1993-09-16 | 재단법인 한국전자통신연구소 | Manufacturing method of semicondcutor substrate having composite layer |
US6187515B1 (en) * | 1998-05-07 | 2001-02-13 | Trw Inc. | Optical integrated circuit microbench system |
US6329063B2 (en) * | 1998-12-11 | 2001-12-11 | Nova Crystals, Inc. | Method for producing high quality heteroepitaxial growth using stress engineering and innovative substrates |
DE10042947A1 (en) * | 2000-08-31 | 2002-03-21 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor component based on GaN |
GB2369490A (en) | 2000-11-25 | 2002-05-29 | Mitel Corp | Prevention of wafer distortion when annealing thin films |
US6921804B2 (en) | 2003-03-25 | 2005-07-26 | Equistar Chemicals L.P. | Cascaded polyolefin slurry polymerization employing disengagement vessel between reactors |
EP1555695B1 (en) * | 2004-01-13 | 2011-05-04 | Sanyo Electric Co., Ltd. | Photovoltaic device |
JP2007141977A (en) * | 2005-11-16 | 2007-06-07 | Matsushita Electric Ind Co Ltd | Semiconductor device |
JP2007242853A (en) * | 2006-03-08 | 2007-09-20 | Sanken Electric Co Ltd | Semiconductor substrate and semiconductor device using it |
JP2008294080A (en) * | 2007-05-22 | 2008-12-04 | Sanyo Electric Co Ltd | Solar cell and manufacturing method of same |
AT506129B1 (en) * | 2007-12-11 | 2009-10-15 | Heic Hornbachner En Innovation | Curved photovoltaic modules and methods of making same |
TW200947728A (en) * | 2008-02-07 | 2009-11-16 | Ibm | Method of manufacturing a silicon solar cell |
CN102349163B (en) * | 2009-04-27 | 2013-10-09 | 京瓷株式会社 | Solar battery device, and solar battery module using the same |
JP5387119B2 (en) * | 2009-04-28 | 2014-01-15 | トヨタ自動車株式会社 | LAMINATING APPARATUS AND SOLAR CELL MODULE MANUFACTURING METHOD |
JP5327859B2 (en) * | 2009-04-30 | 2013-10-30 | シャープ株式会社 | Solar cell and manufacturing method thereof |
DE102009028869B4 (en) | 2009-08-26 | 2021-02-11 | Hanwha Q Cells Gmbh | Method for connecting solar cells by soldering |
KR101146734B1 (en) * | 2009-10-26 | 2012-05-17 | 엘지전자 주식회사 | Solar cell and solar cell module with the same |
CN102034912B (en) | 2009-12-29 | 2015-03-25 | 比亚迪股份有限公司 | Light-emitting diode epitaxial wafer, manufacturing method and manufacturing method of chip |
KR101097270B1 (en) * | 2010-03-25 | 2011-12-21 | 삼성에스디아이 주식회사 | Photoelectric conversion device |
FR2969813B1 (en) * | 2010-12-27 | 2013-11-08 | Soitec Silicon On Insulator | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE |
US9073748B2 (en) * | 2011-11-10 | 2015-07-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Microelectro mechanical system encapsulation scheme |
CN103107245B (en) * | 2012-12-06 | 2016-07-06 | 杭州赛昂电力有限公司 | Amorphous silicon thin-film solar cell and preparation method thereof |
CN105489661B (en) * | 2015-07-27 | 2018-01-23 | 友达光电股份有限公司 | Solar cell |
CN107845695B (en) * | 2017-12-08 | 2024-01-16 | 苏州矩阵光电有限公司 | Crystal epitaxial structure and growth method |
CN112701176B (en) * | 2021-03-23 | 2021-06-08 | 南昌凯迅光电有限公司 | Gallium arsenide thin film solar cell and manufacturing method thereof |
CN115274912B (en) * | 2022-08-01 | 2024-01-30 | 中国电子科技集团公司第四十四研究所 | High spatial resolution X-ray detector unit, detector and method for manufacturing the same |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0317124A2 (en) * | 1987-11-16 | 1989-05-24 | Crystallume | Silicon on insulator semiconductor components containing thin synthetic diamond films |
EP0328405A2 (en) * | 1988-02-11 | 1989-08-16 | Gte Laboratories Incorporated | Semiconductor structure and method of manufacture |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5577181A (en) * | 1978-12-07 | 1980-06-10 | Mitsubishi Electric Corp | Preparation of solar cell |
JPS61219180A (en) * | 1985-03-25 | 1986-09-29 | Sharp Corp | Manufacture of compound semiconductor device |
JPS61225816A (en) * | 1985-03-29 | 1986-10-07 | Sharp Corp | Manufacture of compound semiconductor device |
JPS6338267A (en) * | 1986-08-01 | 1988-02-18 | Nippon Telegr & Teleph Corp <Ntt> | Gaas solar cell and manufacture thereof |
JPS63166276A (en) * | 1986-12-27 | 1988-07-09 | Sharp Corp | Formation of electrode of solar cell element |
JPS63211774A (en) * | 1987-02-27 | 1988-09-02 | Mitsubishi Electric Corp | Compound semiconductor device |
JPS63236308A (en) * | 1987-03-25 | 1988-10-03 | Oki Electric Ind Co Ltd | Method for growing compound semiconductor |
JPS63302576A (en) * | 1987-06-01 | 1988-12-09 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
JP2565908B2 (en) * | 1987-06-30 | 1996-12-18 | シャープ株式会社 | Compound semiconductor device |
JPS6420752U (en) * | 1987-07-28 | 1989-02-01 | ||
US4830984A (en) * | 1987-08-19 | 1989-05-16 | Texas Instruments Incorporated | Method for heteroepitaxial growth using tensioning layer on rear substrate surface |
JPS6461958A (en) * | 1987-09-02 | 1989-03-08 | Mitsubishi Electric Corp | Semiconductor device |
JPS6482572A (en) * | 1987-09-24 | 1989-03-28 | Mitsubishi Electric Corp | Gaas solar cell |
JPH01165178A (en) * | 1987-12-22 | 1989-06-29 | Mitsubishi Electric Corp | Solar battery |
-
1990
- 1990-04-13 JP JP2098802A patent/JP2542447B2/en not_active Expired - Fee Related
-
1991
- 1991-04-10 DE DE69114760T patent/DE69114760T2/en not_active Expired - Fee Related
- 1991-04-10 EP EP95200805A patent/EP0666602B1/en not_active Expired - Lifetime
- 1991-04-10 DE DE69129667T patent/DE69129667T2/en not_active Expired - Fee Related
- 1991-04-10 EP EP92201966A patent/EP0509615B1/en not_active Expired - Lifetime
- 1991-04-10 DE DE69120525T patent/DE69120525T2/en not_active Expired - Fee Related
- 1991-04-10 EP EP91303176A patent/EP0455360B1/en not_active Expired - Lifetime
- 1991-04-10 DE DE69123567T patent/DE69123567T2/en not_active Expired - Fee Related
- 1991-04-10 EP EP92201963A patent/EP0507420B1/en not_active Expired - Lifetime
- 1991-04-10 DE DE69120524T patent/DE69120524T2/en not_active Expired - Fee Related
- 1991-04-10 EP EP92201965A patent/EP0509614B1/en not_active Expired - Lifetime
- 1991-04-10 EP EP19920201964 patent/EP0511718A3/en not_active Withdrawn
- 1991-04-12 US US07/684,338 patent/US5145793A/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0317124A2 (en) * | 1987-11-16 | 1989-05-24 | Crystallume | Silicon on insulator semiconductor components containing thin synthetic diamond films |
EP0328405A2 (en) * | 1988-02-11 | 1989-08-16 | Gte Laboratories Incorporated | Semiconductor structure and method of manufacture |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 013 no. 139 (E-738) ,6 April 1989 & JP-A-63 302576 (MITSUBISHI ELECTRIC CORP) 9 December 1988, * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2921515A1 (en) * | 2007-09-25 | 2009-03-27 | Commissariat Energie Atomique | METHOD FOR MANUFACTURING SEMICONDUCTOR STRUCTURES USEFUL FOR PRODUCING SEMICONDUCTOR-OVER-INSULATING SUBSTRATES, AND APPLICATIONS THEREOF |
EP2043135A1 (en) * | 2007-09-25 | 2009-04-01 | Commissariat à l'Energie Atomique | Method of manufacturing semiconductor structures useful for the production of semiconductor-on-insulator substrates, and its applications |
Also Published As
Publication number | Publication date |
---|---|
DE69129667T2 (en) | 1999-03-11 |
EP0666602A3 (en) | 1996-01-10 |
EP0509614B1 (en) | 1996-12-11 |
DE69120525D1 (en) | 1996-08-01 |
EP0507420A1 (en) | 1992-10-07 |
JP2542447B2 (en) | 1996-10-09 |
DE69120525T2 (en) | 1996-10-31 |
DE69123567D1 (en) | 1997-01-23 |
EP0509615B1 (en) | 1996-06-26 |
EP0455360B1 (en) | 1995-11-22 |
DE69114760D1 (en) | 1996-01-04 |
EP0509615A3 (en) | 1992-11-19 |
EP0509615A2 (en) | 1992-10-21 |
DE69123567T2 (en) | 1997-04-10 |
JPH03296278A (en) | 1991-12-26 |
DE69114760T2 (en) | 1996-04-11 |
EP0455360A1 (en) | 1991-11-06 |
EP0509614A1 (en) | 1992-10-21 |
EP0666602B1 (en) | 1998-06-24 |
EP0511718A3 (en) | 1992-11-19 |
US5145793A (en) | 1992-09-08 |
EP0511718A2 (en) | 1992-11-04 |
EP0507420B1 (en) | 1996-06-26 |
DE69120524D1 (en) | 1996-08-01 |
DE69120524T2 (en) | 1996-10-31 |
DE69129667D1 (en) | 1998-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0666602A2 (en) | Solar cell and method for manufacturing the same | |
US4131488A (en) | Method of semiconductor solar energy device fabrication | |
JP3169497B2 (en) | Solar cell manufacturing method | |
US3969746A (en) | Vertical multijunction solar cell | |
US5665607A (en) | Method for producing thin film solar cell | |
EP2228834B1 (en) | Solar cell having crystalline silicon p-n homojunction and amorphous silicon heterojunctions for surface passivation | |
US4838952A (en) | Controlled reflectance solar cell | |
US5053083A (en) | Bilevel contact solar cells | |
US8945976B2 (en) | Method for making solar cell having crystalline silicon P—N homojunction and amorphous silicon heterojunctions for surface passivation | |
EP0334330A2 (en) | Opto-electric transducing element and method for producing the same | |
US20100108130A1 (en) | Thin Interdigitated backside contact solar cell and manufacturing process thereof | |
US4897123A (en) | Solar cells and method for producing solar cells | |
JPH04342172A (en) | Semiconductor device | |
US20130000707A1 (en) | Multijunction Photovoltaic Cell Fabrication | |
US5131956A (en) | Photovoltaic semiconductor device | |
Camporese et al. | A fine line silicon shadow mask for inversion layer solar cells | |
Willeke et al. | Mechanical wafer engineering for semitransparent polycrystalline silicon solar cells | |
JP3157948B2 (en) | Solar cell and method of manufacturing the same | |
JP2771921B2 (en) | Photovoltaic device | |
EP0418984B1 (en) | A semiconducting photo element and a method of manufacturing same | |
Stocks et al. | Fabrication of solar cells using the epilift technique | |
JPH0945945A (en) | Solar cell element and fabrication thereof | |
JPS61188975A (en) | Manufacture of thin gaas solar cell | |
JPH03206669A (en) | Solar cell | |
JPS6293981A (en) | Manufacture of thin semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AC | Divisional application: reference to earlier application |
Ref document number: 509614 Country of ref document: EP |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
RHK1 | Main classification (correction) |
Ipc: H01L 31/18 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19960328 |
|
17Q | First examination report despatched |
Effective date: 19960920 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AC | Divisional application: reference to earlier application |
Ref document number: 509614 Country of ref document: EP |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REF | Corresponds to: |
Ref document number: 69129667 Country of ref document: DE Date of ref document: 19980730 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20020410 Year of fee payment: 12 Ref country code: FR Payment date: 20020410 Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20020417 Year of fee payment: 12 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20030410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20031101 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20030410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20031231 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |