EP0573292B1 - Dispositif d'imagerie à l'état solide et méthode de fabrication - Google Patents
Dispositif d'imagerie à l'état solide et méthode de fabrication Download PDFInfo
- Publication number
- EP0573292B1 EP0573292B1 EP93304311A EP93304311A EP0573292B1 EP 0573292 B1 EP0573292 B1 EP 0573292B1 EP 93304311 A EP93304311 A EP 93304311A EP 93304311 A EP93304311 A EP 93304311A EP 0573292 B1 EP0573292 B1 EP 0573292B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- region
- imaging device
- semiconductor substrate
- well layer
- photodetecting portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000003384 imaging method Methods 0.000 title claims description 51
- 239000007787 solid Substances 0.000 title claims description 20
- 238000000034 method Methods 0.000 title claims description 16
- 238000004519 manufacturing process Methods 0.000 title description 3
- 239000000758 substrate Substances 0.000 claims description 79
- 239000004065 semiconductor Substances 0.000 claims description 64
- 238000005468 ion implantation Methods 0.000 claims description 9
- 238000005036 potential barrier Methods 0.000 description 33
- 239000012535 impurity Substances 0.000 description 21
- 238000009826 distribution Methods 0.000 description 17
- 230000003247 decreasing effect Effects 0.000 description 12
- 230000036961 partial effect Effects 0.000 description 8
- 229910052796 boron Inorganic materials 0.000 description 7
- 230000007423 decrease Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- 238000002513 implantation Methods 0.000 description 6
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 5
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 229910052698 phosphorus Inorganic materials 0.000 description 5
- 239000011574 phosphorus Substances 0.000 description 5
- 229920006395 saturated elastomer Polymers 0.000 description 5
- 238000009825 accumulation Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 230000002441 reversible effect Effects 0.000 description 2
- 238000003892 spreading Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 210000003127 knee Anatomy 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
- H01L27/14887—Blooming suppression
Definitions
- the present invention relates to a solid state imaging device having a vertical overflow drain structure for preventing blooming.
- Figure 7 shows a vertical overflow drain structure used in a CCD imaging device of an interline transfer type.
- the structure for one pixel is schematically shown; and a vertical direction represents a depth of a device and a horizontal direction represents a direction orthogonal to a transfer direction of a vertical transfer portion.
- This CCD imaging device is of a conductive type using electrons as a signal charge.
- a p-well layer 2 is formed on an n-type semiconductor substrate 1 .
- a photodetecting portion 3 made of an n-type semiconductor is formed so as to receive light for one pixel.
- the upper surface of the photodetecting portion 3 is covered with a high concentration p-type semiconductor layer 4 .
- a channel stop region 5 is formed on one side of the photodetecting portion 3 .
- a buried channel type transfer portion 7 made of an n-type semiconductor is formed with a transfer region 6 (part of the p-well layer 2 ) sandwiched between the transfer portion 7 and the photodetecting portion 3 .
- the channel stop region 5 functions as a partition between the respective pixels.
- the transfer region 6 regulates the conduction between the photodetecting portion 3 and the transfer portion 7 by using an electrical potential barrier.
- the electrical potential of the transfer portion 7 is regulated by an electrode 8 formed above the transfer portion 7 , an insulating layer (not shown) being formed between the transfer portion 7 and the electrode 8 .
- the semiconductor substrate 1 is applied with a sufficiently high positive voltage, which is a reverse bias with respect to a channel stop electrical potential (earth electrical potential, i.e., O V).
- a channel stop electrical potential earth electrical potential, i.e., O V.
- Figure 8 shows a distribution of impurity concentration on a B-B section of the CCD imaging device of Figure 7 .
- the impurity concentration is approximately represented in a step form.
- the semiconductor substrate 1 has an impurity concentration of N 1 ;
- the p-well layer 2 has a thickness of d 2 and an impurity concentration of N 2 ;
- the photodetecting portion 3 has a thickness of d 3 and an impurity concentration of N 3 ;
- the semiconductor layer 4 has a thickness of d 4 and an impurity concentration of N 4 .
- Equation (1) a distance from the boundary between the semiconductor layer 4 and the photodetecting portion 3 to the depth of the photodetecting portion 3 where the maximum potential thereof is obtained; and a distance from the boundary between the p-well layer 2 and the photodetecting portion 3 to the depth of the photodetecting portion 3 where the maximum potential thereof is obtained.
- V A qN 3 2K s ⁇ o (1 + N 3 N 4 ) b 2
- V B qN 3 2K s ⁇ o (1 + N 3 N 2 ) a 2
- V C qN 2 2K s ⁇ o (1 + N 2 N 1 ) (d 2 - N 3 N 2 a) 2
- q prime charge
- K s a relative dielectric constant of a semiconductor
- ⁇ o a dielectric constant of a vacuum
- V sub V A - V B + V C
- the substrate voltage V sub becomes 10 V according to Equation (2).
- the height of the potential barrier V B and the height of the potential barrier V C become appropriate values, so that electrons can be accumulated in the photodetecting portion 3 .
- V A 1.88 V
- V sub 10.00
- V V C 8.62 V
- Q S 5.76 x 10 11 cm -2 This corresponds to a state of overflow shown in Figure 9 .
- the substrate voltage V sub when the substrate voltage V sub is increased under the condition that electrons are not accumulated in the photodetecting portion 3 , the height of the potential barrier V B is decreased.
- the potential distribution of the CCD imaging device regularly increases in the depth direction and the electrons are completely discharged into the semiconductor substrate 1 without being accumulated in the photodetecting portion 3 .
- an electron shutter function regulating an effective accumulation time of electrons in the photodetecting portion 3 can be obtained by increasing the substrate voltage V sub to a higher level. In this case, the distances a and b become 0 and d 3 , respectively.
- V A 7.13 V
- V sub 28.53 V
- V C 21.40 V This corresponds to a state of shutter shown in Figure 9 .
- the substrate voltage V sub 10 V during ordinary operation and 28.53 V during shutter operation.
- Such a high voltage provides a drive circuit of a solid state imaging device with a great burden, so that it has been suggested that the substrate voltage V sub is decreased (Japanese Laid-Open Patent Publication No. 62-24666).
- a vertical type overflow drain structure which is capable of decreasing the substrate voltage V sub is shown in Figure 10 .
- a first region 10 is formed in the upper portion of the n-type semiconductor substrate 1 so as to be in contact with the p-well layer 2 .
- the first region 10 is formed in a region below the photodetecting portion 3 .
- the impurity concentration is higher than that of the p-well layer 2 .
- the impurity concentration in a portion of the semiconductor substrate 1 in contact with the p-well layer 2 is N 10 which is higher than N 1 .
- Figure 12 shows a distribution of impurity concentration on a C-C section of the CCD imaging device of Figure 10 .
- an overflow current I 0F can be discharged into the semiconductor substrate 1 at the time of overflow and all of the electrons accumulated in the photodetecting portion 3 can be discharged into the semiconductor substrate 1 at the time of shutter.
- the substrate voltage V sub can greatly be decreased in the respective cases.
- the maximum potential V A , the height of the potential barrier V B , the height of the potential barrier V C , and the substrate voltage V sub at the time of depletion become 5.46 V, 2.37 V, 0.20 V, and 3.29 V.
- the maximum potential V A becomes higher than the substrate voltage V sub .
- the height of the potential barrier V C becomes as small as 0.20 V.
- a solid state imaging device according to the present invention is defined in claim 1.
- a method of producing a solid state imaging device according to claim 1 is defined in claim 5.
- the first region of the first conductive type which has higher concentration than the semiconductor substrate can prevent the extension of a depletion layer to the substrate, when the substrate voltage is reversely biased.
- the formation of the first region can decrease the substrate voltage (absolute value) during ordinary operation and shutter operation.
- the second region of the second conductive type which has higher concentration than the well layer can prevent the decrease in the height of the potential barrier from the semiconductor substrate to the photodetecting portion, caused by the increased voltage (absolute value) of the photodetecting portion, when the substrate voltage is greatly decreased by the first region.
- the formation of the second region prevents charge from being injected from the semiconductor substrate into the photodetecting portion, even in the case where the photodetecting portion is depleted to increase a voltage.
- the present invention even in the case where the substrate voltage is greatly decreased by forming the first region so as to alleviate the burden on the drive circuit of the solid state imaging device, charge can be prevented from being injected from the semiconductor substrate into the photodetecting portion when the photodetecting portion is depleted.
- the high energy ion implantation method is used for the purpose of forming the first and second high concentration regions away from the surface of the semiconductor device.
- the productivity can greatly be improved compared with the case where the well layer is formed on the semiconductor substrate by an epitaxial method.
- the invention described herein makes possible the advantages of (1) providing a solid state imaging device in which charge is not injected from a semiconductor substrate into a photodetecting portion at the time of depletion, even though a substrate voltage is greatly decreased; (2) providing a solid state imaging device having a great maximum allowable optical amount; and (3) providing a method for improving productivity of the solid state imaging device.
- Figure 1 is a partial longitudinal sectional view of a CCD imaging device of the first example according to the present invention.
- Figure 2 shows a distribution of impurity concentration on an A-A section of the CCD imaging device shown in Figure 1 .
- Figure 3 is a diagram showing a potential distribution on an A-A section of the CCD imaging device shown in Figure 1 .
- Figure 4 is a partial longitudinal sectional view of a CCD imaging device of the second example according to the present invention.
- Figure 5 is a partial longitudinal sectional view of a CCD imaging device of the third example according to the present invention.
- Figure 6 is a graph showing the relationship between the intensity of incident light and the signal amount, illustrating the effects of the present invention.
- Figure 7 is a partial longitudinal sectional view of a conventional CCD imaging device.
- Figure 8 is a diagram showing a distribution of impurity concentration on a B-B section of the CCD imaging device shown in Figure 7 .
- Figure 9 is a diagram showing a potential distribution on a B-B section of the CCD imaging device shown in Figure 7 .
- Figure 10 is a partial longitudinal sectional view of a conventional CCD imaging device.
- Figure 11 is a diagram showing the distribution of impurity concentration on a C-C section of the CCD imaging device shown in Figure 10 .
- Figure 12 is a diagram showing the potential distribution on a C-C section of the CCD imaging device shown in Figure 10 .
- Figures 1 to 3 show the first example according to the present invention.
- Figure 1 is a partial longitudinal sectional view of a CCD imaging device;
- Figure 2 is a diagram showing a distribution of impurity concentration on an A-A section of Figure 1 ;
- Figure 3 is a diagram showing a potential distribution on an A-A section of Figure 1 .
- the same components as those of the conventional examples shown in Figures 7 to 12 are marked with the same reference numerals as those in Figures 7 to 12 . The description thereof is omitted.
- the impurity concentration of Figure 2 is approximately represented in a step form.
- a vertical overflow drain structure of a CCD imaging device of an interline transfer type is shown according to the present example.
- This CCD imaging device is of a conductive type using electrons as signal charge.
- the present invention can be applied to a CCD imaging device of a frame transfer type or a linear transfer type having a vertical overflow drain structure as well as the CCD imaging device of an interline transfer type.
- the present invention can be applied to a CCD imaging device using holes as signal charge.
- the p-well layer 2 of an p-type semiconductor is formed on the n-type semiconductor substrate 1 , the photodetecting portion 3 is formed in part of the p-well layer 2 , and the upper surface of the photodetecting portion 3 are covered with the high concentration p-type semiconductor layer 4 .
- the first region 10 of a high concentration n-type semiconductor is formed below the photodetecting portion 3 .
- a second region 20 is formed on part of the semiconductor substrate 1 .
- impurity concentration is higher than that of the p-well layer 2 . It is desired that the second region 20 is formed in a region below the photodetecting portion 3 and is made slightly larger than the first region 10 in a horizontal direction.
- the impurity concentration on a portion of the semiconductor substrate 1 in contact with the p-well layer 2 is N 10 which is higher than N 1 and that of the p-well layer 2 in contact with the semiconductor substrate 1 is N 20 which is higher than N 2 .
- the maximum potential V A is represented by Equation (1)
- the heights of the potential barriers V B and V C depend on the distance a from the boundary between the photodetecting portion 3 and the semiconductor layer 4 to the depth of the photodetecting portion 3 where the maximum potential thereof is obtained.
- V A qN 3 2K s ⁇ o (1 + N 3 N 4 ) b 2
- the heights of the potential barrier V B and V C are represented by the following Equation (6) or (7), depending upon the condition of the distance a .
- V CO (1 + N 3 /N 2 ) d 2 N 3 N 2 a 0
- the distance a becomes zero at the time of shutter, so that the distance b coincides with the thickness d 3 of the photodetecting portion 3 .
- V sub (Sh) qN 3 2K s ⁇ 0 (1 + N 3 N 4 ) d 3 2 + qN 2 2K s ⁇ 0 (1 - N 2 N 10 ) d 2 2 + qN 20 2K s ⁇ 0 (1 + N 20 N 10 ) d 20 (d 20 + 2N 2 N 20 d 2 )
- V B1 2.21 V
- a 1 0.100 pm
- b 1 0.546 ⁇ m
- d 3 0.646 ⁇ m
- the vertical overflow drain structure under the above-mentioned conditions can be formed, and the potential distribution in this case is as shown in Figure 3 .
- the substrate voltage V sub is 3.5 V during ordinary operations and 10.66 V during shutter operations.
- a greater decrease in the substrate voltage V sub is made possible, compared with the conventional examples shown in Figures 7 to 9 .
- the maximum potential V A1 becomes 4.71 V (which is lower than the substrate voltage V sub , i.e., 3.5 V).
- the height of the potential barrier V C1 from the semiconductor substrate 1 to the photodetecting portion 3 becomes 1.0 V (maintaining a sufficient potential barrier), so that electrons can be prevented from being injected from the semiconductor substrate 1 into the photodetecting portion 3 .
- the charge Q S at the time of overflow becomes the above-mentioned value (which is a sufficient amount).
- the depth d 10 of the first region 10 is desirably made as follows:
- the depth d 10 is determined by the following: d 10 ⁇ ( N 2 N 20 d 2 + d 20 ) N 20 N 10
- Figure 4 is a partial longitudinal sectional view of a CCD imaging device of the second example according to the present invention.
- the same components as those of the First example shown in Figure 1 are marked with the same reference numerals as those in Figure 1 .
- the second region 20 is formed over entire surface of the semiconductor substrate 1 .
- the potential distribution of the CCD imaging device is the same as that of Figure 2 , so that the same effects as those of Example 1 can be obtained.
- the second region 20 is also formed below the transfer portion 7 , so that charge can be prevented from being injected from the semiconductor substrate 1 to the transfer portion 7 without fail. Moreover, even in the case where the size of a pixel is further reduced, it is not required to consider the horizontal spreading of the second region 20 .
- Figure 5 is a partial longitudinal sectional view of a CCD imaging device of the third example according to the present invention.
- the same components as those of Examples 1 and 2 shown in Figures 1 and 4 are marked with the same reference numerals as those in Figures 1 and 4 . The description thereof is omitted.
- the first and second regions 10 and 20 are respectively formed in the semiconductor substrate 1 and the p-well layer 2 . Both of the first and second regions 10 and 20 are formed over an entire pixel.
- the same potential distribution of the CCD imaging device as that of Figure 2 is obtained, so that the same effects as those of Example 1 can be obtained.
- Charge can be prevented from being injected from the semiconductor substrate 1 to the transfer portion 7 in the same way as in Example 2, by selecting the conditions for forming the second region 20 .
- it is not required to consider the horizontal spreading of the first region 10 as well as the second region 20 .
- the first and second regions 10 and 20 are easily formed.
- the first and second regions 10 and 20 in the above-mentioned respective examples are formed in positions away from the surface of the CCD imaging device. In these regions, impurity concentration is high.
- a method in which the p-well layer 2 is formed on the semiconductor substrate 1 by using epitaxial growth can be used, as shown in Japanese Laid-Open Patent Publication No. 62-24666.
- a high energy ion implantation method is used.
- the average implantation depth R P and the standard deviation ⁇ P are 2.40 ⁇ m and 0.35 ⁇ m, respectively.
- phosphorus is implanted in a region having a depth in the range of 2.05 ⁇ m to 2.75 ⁇ m with high concentration.
- the average implantation depth R P and the standard deviation ⁇ P are 1.85 ⁇ m and 0.14 ⁇ m, respectively.
- boron is implanted in a region having a depth in the range of 1.71 ⁇ m to 1.99 ⁇ m with high concentration.
- the first region 10 is formed in a depth in the range of 2.00 ⁇ m to 2.81 ⁇ m; and the second region 20 is formed in a depth in the range of 1.67 ⁇ m to 2.00 ⁇ m.
- the high energy ion implantation method is suitable for forming the first and second regions 10 and 20 in the above-mentioned respective examples.
- the use of the high energy ion implantation method for the production of the CCD imaging device is conventionally known technique (e.g., "Nikkei Microdevice” published by Nikkei BP Corporation, pp. 99-103, December (1991)).
- the high energy ion implantation method has been used for the purpose of improving the uniformity in a depth direction and preventing the dispersion in a horizontal direction. This method has never been used for forming the first region 10 and/or the second region 20 so as to improve the potential distribution as in the above-mentioned examples.
- the present invention electrons can be prevented from being injected from the semiconductor substrate to the photodetecting portion, in the case where the substrate voltage is decreased.
- a burden on the drive circuit of the solid state imaging device can sufficiently be alleviated by greatly decreasing the substrate voltage.
- the productivity of the solid state imaging device can be improved by using the high energy ion implantation method.
- a knee effect i.e., an accumulated signal amount is increased with the increase in intensity of incident light after the accumulation of the electrons in the photodetecting portion reaches a saturated signal level
- a knee effect i.e., an accumulated signal amount is increased with the increase in intensity of incident light after the accumulation of the electrons in the photodetecting portion reaches a saturated signal level
- the height of the potential barrier V C from the semiconductor substrate 1 to the photodetecting portion 3 is greatly increased with the decrease in the height of the potential barrier V B from the photodetecting portion 3 to the semiconductor substrate 1 .
- the maximum potential V A of the photodetecting portion 3 is remarkably decreased, so that the amount of signals accumulated in the photodetecting portion 3 is greatly increased.
- the height of the potential barrier V B is decreased, the height of the potential barrier V C is increased in a small amount. Namely, since the decrease in the potential V A is small, the increase in the amount of signals accumulated in the photodetecting portion 3 is suppressed to a lower level.
- FIG. 6 shows the relationship between the intensity of incident light and the amount of signals accumulated in the photodetecting portion 3 .
- ( A ) represents a characteristic curve of the device of the present invention
- ( B ) represents a characteristic curve of the conventional device.
- the amount of signals accumulated in the photodetecting portion 3 greatly increases after reaching a saturated signal level Q SO at intensity of incident light P 0 , and reaches the maximum allowable signal amount Q SM at intensity of incident light P B .
- the increase in the amount of signals accumulated in the photodetecting portion 3 is suppressed to a small level after reaching the saturated signal level Q SO at the intensity of incident light P 0 , and reaches the maximum allowable signal amount Q SM at intensity of incident light P A ( P A » P B ).
- the maximum allowable optical amount of the device can greatly be increased from P B to P A .
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Claims (5)
- Dispositif d'imagerie à l'état solide comprenant :un substrat de semiconducteur (1) d'un premier type de conductivité ;une couche de caisson d'isolement (2) constituée d'un semiconducteur d'un second type de conductivité opposé au premier type de conductivité, formée sur le substrat de semiconducteur ;une partie photodétection (3) constituée d'un semiconducteur du premier type de conductivité, formée dans une partie supérieure de la couche de caisson d'isolement (2) ;une couche de semiconducteur à forte concentration (4) constituée d'un semiconducteur du second type de conductivité, formée dans une partie supérieure de la partie photodétection (3) ;une première zone (10) du premier type de conductivité formée dans une partie supérieure du substrat de semiconducteur (1), ladite première zone (10) étant en contact avec la couche de caisson d'isolement (2) et étant placée au moins au-dessous de la partie photodétection (3), ladite première zone (10) ayant une concentration du premier type de conductivité supérieure à celle du substrat de semiconducteur ; etune seconde zone (20) du second type de conductivité formée dans une partie inférieure de la couche de caisson d'isolement (2), ladite seconde zone étant en contact avec le substrat de semiconducteur (1) et étant placée sur la première zone, ladite seconde zone ayant une concentration du second type de conductivité supérieure à celle de la couche de caisson d'isolement.
- Dispositif d'imagerie à l'état solide selon la revendication 1, dans lequel la seconde zone (20) est formée dans une partie inférieure de la couche de caisson d'isolement, est en contact avec le substrat de semiconducteur et est placée au moins sur la première zone (10) de manière à couvrir la première zone.
- Dispositif d'imagerie à l'état solide selon la revendication 1, dans lequel la seconde zone (20) est formée dans une partie inférieure entière de la couche de caisson d'isolement (2), en étant en contact avec le substrat de semiconducteur.
- Dispositif d'imagerie à l'état solide selon la revendication 3, dans lequel la première zone (10) est formée dans une partie supérieure entière du substrat de semiconducteur (1), en étant en contact avec la couche de caisson d'isolement.
- Procédé de production d'un dispositif d'imagerie à l'état solide de la revendication 1, comprenant l'étape consistant à former la première zone (10) du premier type de conductivité qui a une concentration du premier type de conductivité supérieure à celle du substrat de semiconducteur et la seconde zone du second type de conductivité qui a une concentration du second type de conductivité supérieure à celle de la couche de caisson d'isolement en utilisant un procédé d'implantation d'ions à haute énergie.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP143016/92 | 1992-06-03 | ||
JP14301692 | 1992-06-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0573292A1 EP0573292A1 (fr) | 1993-12-08 |
EP0573292B1 true EP0573292B1 (fr) | 1998-08-19 |
Family
ID=15328980
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP93304311A Expired - Lifetime EP0573292B1 (fr) | 1992-06-03 | 1993-06-03 | Dispositif d'imagerie à l'état solide et méthode de fabrication |
Country Status (4)
Country | Link |
---|---|
US (1) | US5404039A (fr) |
EP (1) | EP0573292B1 (fr) |
KR (1) | KR0130959B1 (fr) |
DE (1) | DE69320410T2 (fr) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3020785B2 (ja) * | 1993-12-09 | 2000-03-15 | 株式会社東芝 | 固体撮像装置 |
JP3697769B2 (ja) * | 1995-02-24 | 2005-09-21 | 株式会社ニコン | 光電変換素子及び光電変換装置 |
US6351001B1 (en) * | 1996-04-17 | 2002-02-26 | Eastman Kodak Company | CCD image sensor |
US5872371A (en) * | 1997-02-27 | 1999-02-16 | Eastman Kodak Company | Active pixel sensor with punch-through reset and cross-talk suppression |
JPH09331058A (ja) * | 1996-06-13 | 1997-12-22 | Sony Corp | 固体撮像素子 |
US5859462A (en) * | 1997-04-11 | 1999-01-12 | Eastman Kodak Company | Photogenerated carrier collection of a solid state image sensor array |
TW425563B (en) * | 1998-06-03 | 2001-03-11 | Nippon Electric Co | Solid state image pickup device and driving method therefore |
JP2001291858A (ja) * | 2000-04-04 | 2001-10-19 | Sony Corp | 固体撮像素子及びその製造方法 |
US6586789B1 (en) * | 2002-10-07 | 2003-07-01 | Lixin Zhao | Pixel image sensor |
US20070045682A1 (en) * | 2005-08-31 | 2007-03-01 | Hong Sungkwon C | Imager with gradient doped EPI layer |
US7675093B2 (en) | 2006-11-28 | 2010-03-09 | Micron Technology, Inc. | Antiblooming imaging apparatus, system, and methods |
KR100976886B1 (ko) * | 2006-12-22 | 2010-08-18 | 크로스텍 캐피탈, 엘엘씨 | 부동 베이스 판독 개념을 갖는 cmos 이미지 센서 |
US20080217716A1 (en) * | 2007-03-09 | 2008-09-11 | Mauritzson Richard A | Imaging apparatus, method, and system having reduced dark current |
JP5375141B2 (ja) * | 2009-02-05 | 2013-12-25 | ソニー株式会社 | 固体撮像装置、固体撮像装置の製造方法、固体撮像装置の駆動方法、及び電子機器 |
JP4752926B2 (ja) * | 2009-02-05 | 2011-08-17 | ソニー株式会社 | 固体撮像装置、固体撮像装置の製造方法、固体撮像装置の駆動方法、電子機器 |
JP5644433B2 (ja) * | 2010-12-02 | 2014-12-24 | ソニー株式会社 | 固体撮像素子、および、固体撮像素子の製造方法 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6020687A (ja) * | 1983-07-15 | 1985-02-01 | Nippon Kogaku Kk <Nikon> | 電子スチルカメラ |
JPH0624239B2 (ja) * | 1984-02-15 | 1994-03-30 | ソニー株式会社 | 縦形オ−バ−フロ−イメ−ジセンサ− |
JPS6224666A (ja) * | 1985-07-24 | 1987-02-02 | Matsushita Electronics Corp | 固体撮像装置 |
JPS6224665A (ja) * | 1985-07-24 | 1987-02-02 | Matsushita Electronics Corp | 固体撮像装置 |
JPH0715981B2 (ja) * | 1985-12-03 | 1995-02-22 | 松下電子工業株式会社 | 固体撮像装置 |
US4814848A (en) * | 1986-06-12 | 1989-03-21 | Hitachi, Ltd. | Solid-state imaging device |
JP2822393B2 (ja) * | 1988-07-30 | 1998-11-11 | ソニー株式会社 | 固体撮像装置及びその駆動方法 |
KR920007355B1 (ko) * | 1990-05-11 | 1992-08-31 | 금성일렉트론 주식회사 | Ccd영상 소자의 구조 및 제조방법 |
-
1993
- 1993-06-02 KR KR1019930009918A patent/KR0130959B1/ko not_active IP Right Cessation
- 1993-06-03 EP EP93304311A patent/EP0573292B1/fr not_active Expired - Lifetime
- 1993-06-03 US US08/072,599 patent/US5404039A/en not_active Expired - Lifetime
- 1993-06-03 DE DE69320410T patent/DE69320410T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE69320410D1 (de) | 1998-09-24 |
KR0130959B1 (ko) | 1998-04-14 |
DE69320410T2 (de) | 1999-03-18 |
US5404039A (en) | 1995-04-04 |
KR940006395A (ko) | 1994-03-23 |
EP0573292A1 (fr) | 1993-12-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0573292B1 (fr) | Dispositif d'imagerie à l'état solide et méthode de fabrication | |
US8058682B2 (en) | Semiconductor device | |
US5349216A (en) | Charge coupled device image sensor | |
US6331873B1 (en) | High-precision blooming control structure formation for an image sensor | |
US6548866B2 (en) | Field effect transistor with reduced narrow channel effect | |
US5770503A (en) | Method of forming low threshold voltage vertical power transistor using epitaxial technology | |
EP0189208A2 (fr) | Transistor de type MOS avec une stabilité de potentiel élevée | |
US7074681B2 (en) | Semiconductor component and method of manufacturing | |
US5118631A (en) | Self-aligned antiblooming structure for charge-coupled devices and method of fabrication thereof | |
US6528382B2 (en) | Semiconductor device and method for fabricating the same | |
EP0353665B1 (fr) | Dispositif de formation d'image CCD | |
EP0278565B1 (fr) | Dispositif à couplage de charges et caméra comportant un tel dispositif | |
US6624453B2 (en) | Lateral overflow drain, anti-blooming structure for CCD devices having improved breakdown voltage | |
EP0605958B1 (fr) | Dispositif d'imagerie semi-conducteur ayant une haute sensibilité et des caractéristiques de faible bruit par réduction de capacité électrostatique d'interconnexion | |
KR980012622A (ko) | 반도체장치 및 그의 제조방법 | |
EP0178664A2 (fr) | Dispositif détecteur d'image du type à l'état solide et méthode pour sa fabrication | |
EP0069649B1 (fr) | Structure anti-éblouissement auto-alignée pour dispositifs à couplage de charges et son procédé de fabrication | |
DE19740947B4 (de) | Halbleitereinrichtung und Herstellungsverfahren derselben | |
JP2644937B2 (ja) | 固体撮像装置およびその製造方法 | |
JP2857020B2 (ja) | 固体撮像装置及びその製造方法 | |
KR940008263B1 (ko) | 노이즈 감소형 ccd 구조 | |
KR980012582A (ko) | 고체촬상소자 | |
KR940008027B1 (ko) | Ccd 고체촬상소자 및 그 제조방법 | |
JPH04260369A (ja) | 固体撮像装置およびその製造方法 | |
JP2644937C (fr) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19940311 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
17Q | First examination report despatched |
Effective date: 19970728 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REF | Corresponds to: |
Ref document number: 69320410 Country of ref document: DE Date of ref document: 19980924 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20080612 Year of fee payment: 16 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20080617 Year of fee payment: 16 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20080604 Year of fee payment: 16 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20090603 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20100226 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090603 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100101 |