EP0464807B1 - Circuit generating driving signals for display - Google Patents
Circuit generating driving signals for display Download PDFInfo
- Publication number
- EP0464807B1 EP0464807B1 EP91111067A EP91111067A EP0464807B1 EP 0464807 B1 EP0464807 B1 EP 0464807B1 EP 91111067 A EP91111067 A EP 91111067A EP 91111067 A EP91111067 A EP 91111067A EP 0464807 B1 EP0464807 B1 EP 0464807B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- signal
- display
- circuit generating
- elements
- matrix display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000011159 matrix material Substances 0.000 claims description 7
- 230000006870 function Effects 0.000 claims 1
- 239000013078 crystal Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 230000006399 behavior Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3651—Control of matrices with row and column drivers using an active matrix using multistable liquid crystals, e.g. ferroelectric liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3622—Control of matrices with row and column drivers using a passive matrix
- G09G3/3629—Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
Definitions
- the present invention relates to a circuit generating signal for a matrix display of elements, in particular a display employing elements of a ferroelectric type.
- ferroelectric crystals present interesting characteristics, such as high resolution and memory (infact these elements are of a flip-flop type).
- the aim of the present invention is therefore that of indicating a circuit generating driving signals for a matrix display of elements, particularly of a ferroelectric crystal type, that is both simple and flexible, and therefore easy to modify.
- a further aim of the invention is to indicate a circuit generating signal for a display that easily permits to be compensated in temperature.
- the present invention has as its object a circuit generating driving signals for a matrix display of elements, particularly a display of ferroelectric elements, characterised by the fact that the generator comprises a digital memory for a multiplicity of signals apt of creatinging a driving signal of a predetermined form and a selection device of said signals.
- Figure 1 represents an example of driving signals obtainable with the signal generator according to the invention:
- Such signal has as its base a fundamental sinusoid, to which waves of a higher frequency and lower amplitude are superimposed.
- said driving signal presents a range of 2x48 volt and a period of 38 microseconds, and a fundamental frequency of 100Khz; as can be observed the slope varies; the interval of maximum slope lasts 5 microseconds.
- the form of the signal represented in figure 1 is of a typical type, adapt for the driving of the various lines of the display; although the type of form and the optimum frequency may vary, as has already been said; for this reason an easily flexible and adaptable generator for eventual variations is needed.
- FIG. 2 schematically represents a signal generator according to the invention.
- the reference letter C represents a meter; this supplies the memory R (preferably of the type ROM or EPROM) with the increasing addresses (for example from 0 to N-1); the meter C is naturally driven by a clock generator CK.
- the memory R supplies the signals apt to re-establish the desired form of driving wave to a digital/analogic convertor D at its output, that in turn drives an amplifyer A1, at the output of which the driving OUT signal for the display is available.
- Figure 3 schematically represents the interlocking circuit.
- the reference letter S indicates a temperature sensor placed in the display; it controls, through an amplifyer A2, an oscillator 0, of the voltage control type (V.C.O.), whose frequency varies with the variation of the temperature, for example if the temperature increases, the frequency of the oscillator also increases and vice versa.
- the signal generated by the oscillator 0, amplified by the amplifyer A3 supplies the clock signal for the generator.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Liquid Crystal (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Electric Clocks (AREA)
- Liquid Crystal Display Device Control (AREA)
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
- Selective Calling Equipment (AREA)
- Illuminated Signs And Luminous Advertising (AREA)
- Oscillators With Electromechanical Resonators (AREA)
Description
- The present invention relates to a circuit generating signal for a matrix display of elements, in particular a display employing elements of a ferroelectric type.
- Dispays based on ferroelectric crystals present interesting characteristics, such as high resolution and memory (infact these elements are of a flip-flop type).
- The driving of such types of display do however present several problems; one must take into account that ferroelectric crystals represent a particular state of liquid crystal, obtained through a particular manufacture; the characteristics of the relative driving signals must be strongly correlated to the actual structure of the crystals; the form of the signals must be of a complex type and in addition the actual characteristics vary generally with a change in temperature. For a description of the prior art see US-A-4819186.
- The aim of the present invention is therefore that of indicating a circuit generating driving signals for a matrix display of elements, particularly of a ferroelectric crystal type, that is both simple and flexible, and therefore easy to modify.
- A further aim of the invention is to indicate a circuit generating signal for a display that easily permits to be compensated in temperature.
- To allow for such aims the present invention has as its object a circuit generating driving signals for a matrix display of elements, particularly a display of ferroelectric elements, characterised by the fact that the generator comprises a digital memory for a multiplicity of signals apt of creatinging a driving signal of a predetermined form and a selection device of said signals.
- Further aims and advantages of the present invention will become clear from the following description and annexed drawings, provided as a non limiting example, wherein:
- Figure 1 represents an example of driving signal obtainable with a signal generator according to the invention;
- Figure 2 represents a block diagram of the signal generator according to the invention;
- Figure 3 represents the principle diagram of a compensation system for the temperature according to the invention.
- Figure 1 represents an example of driving signals obtainable with the signal generator according to the invention: Such signal has as its base a fundamental sinusoid, to which waves of a higher frequency and lower amplitude are superimposed.
- In a preferred realisation of the present invention as defined in claim 1, said driving signal presents a range of 2x48 volt and a period of 38 microseconds, and a fundamental frequency of 100Khz; as can be observed the slope varies; the interval of maximum slope lasts 5 microseconds.
- The form of the signal represented in figure 1 is of a typical type, adapt for the driving of the various lines of the display; although the type of form and the optimum frequency may vary, as has already been said; for this reason an easily flexible and adaptable generator for eventual variations is needed.
- The originality of the solution consists in having provided means for obtaining a digital synthesis of the signal in such a way that allows for a simple and rapid arrangement of the signal to various needs. Figure 2 schematically represents a signal generator according to the invention.
- The reference letter C represents a meter; this supplies the memory R (preferably of the type ROM or EPROM) with the increasing addresses (for example from 0 to N-1); the meter C is naturally driven by a clock generator CK.
- The memory R supplies the signals apt to re-establish the desired form of driving wave to a digital/analogic convertor D at its output, that in turn drives an amplifyer A1, at the output of which the driving OUT signal for the display is available.
- An example of a parametric calculation here follows:
signal period 38 microseconds;
signal range 48 volt;
number of numbers N=256. - Result:
frequency clock: N/38=6,73 Mhz;
variation of signal range: 96/256=0,375 volt;
percentage variation: 0,375/96=0,39%;
time unit: 38/256=148 nanoseconds. - A number of 256 samples, taken in relation to the range and the frequency of the signal to be reproduced, is satisfying; if necessary a higher number may be chosen.
- As research into the material ferrocrystal reveals a dependence on the behaviour temperature of the same, a compensation becomes necessary; this may easily be obtained by modifying the frequency of the signal thus generated, more precisely interlocking the frequency to the variation of temperature.
- Figure 3 schematically represents the interlocking circuit.
- The reference letter S indicates a temperature sensor placed in the display; it controls, through an amplifyer A2, an oscillator 0, of the voltage control type (V.C.O.), whose frequency varies with the variation of the temperature, for example if the temperature increases, the frequency of the oscillator also increases and vice versa. The signal generated by the oscillator 0, amplified by the amplifyer A3 supplies the clock signal for the generator.
- The characteristics of the described device become clear from the enclosed description and annexed drawings.
- From the enclosed description the advantages of the signal generator object of the present invention also become clear.
- In particular they are represented by the fact that they consent, in an easy way, to generate driving signals in an easily variable form modifying the data contained in the memory R and automatically compensated for the variations in temperature.
- It is clear that numerous variations are possible by the man skilled in the art, to the device described as an example, without however departing from the novelty principles inherent to the invention as defined in the appended claims.
Claims (4)
- Circuit generating signal for a matrix display of elements, in particular a display employing ferroelectric elements, comprising a digital memory (R) for a multiplicity of signals apt to build up a driving signal of a predetermined form, a selection device (C) that supplies addresses to said memory (R) and is controlled by a clock signal (CK), characterized in that the frequency of said clock signal (CK) is controlled by a temperature sensor (S) so that it is variable as a function of temperature.
- Circuit generating signal for a matrix display of elements, according to claim 1, characterised by the fact that said clock signal (CK) is generated by an oscillator (O), controlled voltage by a temperature sensor (S) situated inside the display.
- Circuit generating signal for a matrix display of elements, according to claim 1, characterised by the fact that said memory (R) contains a multiplicity of digital values (for example 256), having different values according to the form of waves predetermined by the driving signal to be generated.
- Circuit generating signals for a matrix display of elements, according to claim 3, characterised by the fact that said multiplicity of digital values is such to create a multisinusoid signal, in particular a signal that has as its base a sinusoid foundation, to which waves of a higher frequency and lower amplitude are superimposed.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT67501A IT1240381B (en) | 1990-07-06 | 1990-07-06 | PILOTING SIGNAL CIRCUIT FOR DISPLAY |
IT6750190 | 1990-07-06 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0464807A2 EP0464807A2 (en) | 1992-01-08 |
EP0464807A3 EP0464807A3 (en) | 1992-07-01 |
EP0464807B1 true EP0464807B1 (en) | 1995-10-18 |
Family
ID=11302951
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP91111067A Expired - Lifetime EP0464807B1 (en) | 1990-07-06 | 1991-07-04 | Circuit generating driving signals for display |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0464807B1 (en) |
DE (1) | DE69113879T2 (en) |
ES (1) | ES2081394T3 (en) |
IT (1) | IT1240381B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2313223A (en) * | 1996-05-17 | 1997-11-19 | Sharp Kk | Liquid crystal device |
GB2313224A (en) * | 1996-05-17 | 1997-11-19 | Sharp Kk | Ferroelectric liquid crystal device |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4414544A (en) * | 1981-06-12 | 1983-11-08 | Interstate Electronics Corp. | Constant data rate brightness control for an AC plasma panel |
US4622549A (en) * | 1983-06-29 | 1986-11-11 | International Business Machines Corporation | Repetition rate compensation and mixing in a plasma panel |
US4819186A (en) * | 1987-01-30 | 1989-04-04 | Casio Computer Co., Ltd. | Waveform generating apparatus for driving liquid crystal device |
GB2207272B (en) * | 1987-07-18 | 1991-08-14 | Stc Plc | Addressing liquid crystal cells |
JPH0310217A (en) * | 1989-06-07 | 1991-01-17 | Seiko Epson Corp | Method for driving liquid crystal device |
JPH0331817A (en) * | 1989-06-29 | 1991-02-12 | Seiko Epson Corp | Driving method for liquid crystal device |
-
1990
- 1990-07-06 IT IT67501A patent/IT1240381B/en active IP Right Grant
-
1991
- 1991-07-04 DE DE69113879T patent/DE69113879T2/en not_active Expired - Fee Related
- 1991-07-04 EP EP91111067A patent/EP0464807B1/en not_active Expired - Lifetime
- 1991-07-04 ES ES91111067T patent/ES2081394T3/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
IT9067501A1 (en) | 1992-01-06 |
DE69113879D1 (en) | 1995-11-23 |
EP0464807A2 (en) | 1992-01-08 |
DE69113879T2 (en) | 1996-04-11 |
IT9067501A0 (en) | 1990-07-06 |
ES2081394T3 (en) | 1996-03-01 |
IT1240381B (en) | 1993-12-10 |
EP0464807A3 (en) | 1992-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2413822A1 (en) | PULSE GENERATOR | |
JPS5652936A (en) | Digital type phase lock loop circuit | |
EP0464807B1 (en) | Circuit generating driving signals for display | |
JPS5481879A (en) | Electronic watch | |
KR840007638A (en) | Digital controller | |
JPS5725171A (en) | Pulse width modulation type inverter | |
EP0173158A3 (en) | Liquid crystal display device | |
EP0908735A3 (en) | Method for determining the frequency of a signal | |
EP0166705A3 (en) | A method for measuring of capacities, particular low ones | |
US4682362A (en) | Generating narrowly-separated variable-frequency clock signals | |
EP0219604A3 (en) | Apparatus and method for producing signals related in phase to a clock signal | |
JPS5592597A (en) | Adjustable speed control system for motor | |
JPS6477023A (en) | Liquid crystal electro-optic device | |
SU1287031A1 (en) | Vibration spectrum analyzer | |
KR960706710A (en) | NARROW BAND, ARBITRARY HF MODULATION AND NOISE GENERATOR | |
WO1997005501A3 (en) | Apparatus for and method of controlling and calibrating the phase of a coherent signal | |
JPS5480163A (en) | Electronic watch | |
EP0284285A3 (en) | Improved rotating frame zeugmatography | |
KISLOV et al. | Investigation of stochastic self-oscillatory processes in oscillators with time lag | |
JPS5767341A (en) | Phase synthesizing space diversity system | |
SU1677845A1 (en) | Frequency-modulated signal generator | |
JPS6016999Y2 (en) | Electronic device with pronunciation function | |
SU1051506A1 (en) | Device for control of sinusoidal vibrations of vibrating installation | |
EP0335727A3 (en) | Signal processing apparatus | |
KR970007868A (en) | Optical disc speed change device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): BE DE ES FR GB NL SE |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): BE DE ES FR GB NL SE |
|
17P | Request for examination filed |
Effective date: 19921217 |
|
17Q | First examination report despatched |
Effective date: 19940729 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): BE DE ES FR GB NL SE |
|
REF | Corresponds to: |
Ref document number: 69113879 Country of ref document: DE Date of ref document: 19951123 |
|
ET | Fr: translation filed | ||
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2081394 Country of ref document: ES Kind code of ref document: T3 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19970619 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19970716 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: ES Payment date: 19970718 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: SE Payment date: 19970723 Year of fee payment: 7 Ref country code: BE Payment date: 19970723 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 19970724 Year of fee payment: 7 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19970820 Year of fee payment: 7 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19980704 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19980705 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 19980706 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19980731 |
|
BERE | Be: lapsed |
Owner name: SELECO S.P.A. Effective date: 19980731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19990201 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19980704 |
|
EUG | Se: european patent has lapsed |
Ref document number: 91111067.4 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19990331 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 19990201 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19990501 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FD2A Effective date: 20010201 |