EP0408323B1 - Diskretes schrittweises Signalverarbeitungssystem und Verfahren, das parallel verzweigte N-Zustandsnetzwerke verwendet - Google Patents

Diskretes schrittweises Signalverarbeitungssystem und Verfahren, das parallel verzweigte N-Zustandsnetzwerke verwendet Download PDF

Info

Publication number
EP0408323B1
EP0408323B1 EP90307557A EP90307557A EP0408323B1 EP 0408323 B1 EP0408323 B1 EP 0408323B1 EP 90307557 A EP90307557 A EP 90307557A EP 90307557 A EP90307557 A EP 90307557A EP 0408323 B1 EP0408323 B1 EP 0408323B1
Authority
EP
European Patent Office
Prior art keywords
state
discrete
signal
phase shift
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP90307557A
Other languages
English (en)
French (fr)
Other versions
EP0408323A2 (de
EP0408323A3 (en
Inventor
Samuel D. Pritchett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of EP0408323A2 publication Critical patent/EP0408323A2/de
Publication of EP0408323A3 publication Critical patent/EP0408323A3/en
Application granted granted Critical
Publication of EP0408323B1 publication Critical patent/EP0408323B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/24—Frequency- independent attenuators
    • H03H7/25—Frequency- independent attenuators comprising an element controlled by an electric or magnetic variable
    • H03H7/253—Frequency- independent attenuators comprising an element controlled by an electric or magnetic variable the element being a diode
    • H03H7/255—Frequency- independent attenuators comprising an element controlled by an electric or magnetic variable the element being a diode the element being a PIN diode
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/16—Networks for phase shifting
    • H03H11/20—Two-port phase shifters providing an adjustable phase shift
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/24—Frequency-independent attenuators

Definitions

  • This invention relates generally to discrete increment signal processing systems, such as incremental phase shifters and attenuators and more particularly to parallel branched N-state networks and methods for effecting discrete incremental changes in a signal attribute (such as phase or amplitude).
  • Discrete increment signal processing systems process an input signal by effecting discrete incremental changes in a signal attribute (such as phase or amplitude).
  • a conventional configuration for a discrete increment signal processing system includes a cascade of N binary-state processing networks (e.g., phase shift networks), each switchable between two incremental signal attribute states (e.g., incremental phase shift states), such that the discrete increment system processes an input signal to effect one of 2 N total signal attribute states (e.g., phase states) for the output signal.
  • Discrete increment signal processing systems are widely used for such applications as incremental phase shifters or attenuators.
  • N binary-state phase shift networks are cascaded to provide 2 N phase shift increments.
  • RF phase shift systems is in electronically controlled phased array radar systems.
  • Phased array radar systems use an antenna that does not require any mechanical movement for beam steering, allowing a complete antenna scan in several hundred nanoseconds.
  • a phased array system using an electronically steered beam is advantageous for most antenna steering applications, provided that it can be made comparable to the mechanically steered alternative in terms of cost, reliability, bandwidth, signal-to-noise ratio, dynamic range, insertion loss (signal power attenuation) and the third order intercept point.
  • Electronic phased array radars use phase shift systems to generate multiple phase-shifted RF signals that combine (interfere) to produce a directed beam that can be scanned by controlling the phase shift system.
  • a discrete increment, solid state implementation of an RF phase shift system is generally preferred since large phased arrays are normally steered by a digital computer.
  • Binary-state phase shift networks are of two major types -- loaded-line and switched-line (reflective phase shift networks are assumed to be a subset of switched-line phase shift networks). Due to phase accuracy, low inherent insertion loss and low insertion loss variations at small phase increments, loaded-line networks are generally preferred for the least significant binary phase digits or phase bits (i.e., small phase increments). Switched-line networks are preferred for the most significant phase bits (i.e., large phase increments) because loaded line networks exhibit relatively larger phase errors and insertion loss variations at the larger phase increments. Thus, a conventional five-bit phase shift system will include a loaded-line phase shift network as the least significant bit (and possibly the next least significant bits) and switched-line networks for the other phase bits.
  • phase shift network One significant problem with switched-line phase shift networks is that significant insertion loss is inherent because active devices are used as control elements for the parallel branched lines (phase increment circuits). Thus, significant additional gain is required by the channel amplifier chain to overcome the insertion loss of the phase shift network and maintain overall channel gain. As a result, reducing phase shifter insertion loss is critical to phased array systems, particularly those using switched-line phase shift networks.
  • phase shifter insertion loss for both the receive and transmit channels requires additional gain stages, improved-noise-figure low noise amplifiers, additional parts count and increased power consumption, and causes reduced module efficiencies. Each of these factors directly affects feasibility, producibility and cost of phased array systems.
  • US Patent No. 4, 739,247 discloses an adjustable R.F. attenuator having a plurality of attenuating elements that can be selectively switched into a network. The switching is effected by p-i-n diodes connected to the inputs and outputs of the attenuating elements in response to d.c. switching signals applied thereto.
  • R.F. chokes and decoupling capacitors block the transmission of the R.F. signals through the d.c. switching signals paths. Capacitors along the R.F. signal paths prevent the d.c. switching signals from interfering with each other.
  • Japanese Patent Publication no. 62-209911 discloses an adjustable phase shifting circuit having a series-connected plurality of stages each with two phase shift elements that can alternatively be switched into circuit. Transmission loss through the phase shift elements is compensated for by input and output impedance matching and amplifying circuits connected to the series-connected chain of stages.
  • a discrete increment signal processing system that processes an input R.F. signal by effecting discrete incremental changes in a selected attribute of the R.F. signal to create an associated output R.F. signal having corresponding attribute states, the system comprising:
  • the present invention increases design flexibility for discrete increment signal processing systems, such as incremental phase shifters and attenuators, which effect discrete incremental changes in a specified signal attribute of an input signal (such as phase, amplitude or time delay), by using parallel branched, N-state signal processing networks, with design optimization being achieved by implementing a system with a selected number of parallel branched processing networks each with a selected number of incremental signal attribute states (without being restricted to binary-state networks).
  • the discrete increment signal processing system of this invention processes an input signal to effect a selected incremental signal attribute change and achieve a corresponding output signal attribute state.
  • the system includes at least one parallel branched signal processing network with at least three incremental signal attribute states each implemented by a discrete increment branch circuit.
  • Each discrete increment branch circuit can be selectively activated to effect a corresponding incremental signal attribute change in the input signal, thereby achieving the corresponding output signal attribute state.
  • a system will include multiple parallel branched processing networks.
  • a selected branch circuit from each processing network is activated to effect a combined incremental signal attribute change, providing a combined output signal attribute state.
  • the discrete increment signal processing system can be used to implement a phase shift system.
  • the system includes multiple parallel branched phase shift networks, each of which includes, three or more phase-increment branch circuits (ie., ternary or higher state networks) -- for binary-state phase shift networks included in the system, phase-increment loaded line (rather than branched) circuits are recommended to reduce insertion loss.
  • the cascaded networks provide a predetermined number of phase shift increments (phase states).
  • each phase-increment branch circuit includes one PIN diode control element on either end of a transmission line segment formed by resistive and reactive components configured to produce a predetermined phase shift increment.
  • a control circuit selectively activates the branch circuit by biasing, the PIN diodes on, coupling the input RF signal through the transmission line segment to effect the desired incremental phase shift.
  • phase shift system is determined by various design considerations including achieving a specified phase resolution (i.e., maximum phase error) while minimizing insertion loss, insertion loss variations and controlling VSWR.
  • a specified phase resolution i.e., maximum phase error
  • Significant reduction in insertion loss is achieved by using phase shift networks with three or more parallel phase-increment states in place of a necessarily greater number of binary-state networks, thereby reducing the number of cascaded phase shift networks.
  • phase shift networks with three or more states will be implemented with switched-line phase-increment branch circuits, while binary-state networks will be implemented with loaded-line circuits.
  • a 32-state phase shift system (32 total phase shift increments) is implemented using three cascaded phase shift networks -- two quaternary-state (Quit) networks and one binary-state (Bit) network.
  • a most significant Quit includes four switched-line phase-increment branch circuits that provide four phase shift increments: Reference, +900, -180° and -90°.
  • a least significant Quit also includes four switched-line phase-increment branch circuits that provide four additional phase shift increments: Reference, -22.5°, -45° and -67.5°.
  • a least significant Bit is a phase-increment loaded-line circuit that provides the final phase shift increment of 11.25°.
  • the technical advantages of the discrete increment signal processing system and method of this invention include the following.
  • Using parallel branched N-state incremental signal processing networks provides added flexibility in designing improved discrete increment signal processing systems.
  • System design is not limited to the use of cascaded binary-state networks.
  • the parallel branched N-state design approach is applicable to discrete increment systems in general, including phase shifters and attenuators. Insertion loss (signal power attenuation) can be minimized by reducing the number of cascaded networks that would be required by a binary-state-only system, thereby reducing system complexity.
  • phase shift systems can be designed using phase shift networks with three or more phase increment states (branches), allowing system design to achieve low insertion loss and good VSWR performance, as well as reduced complexity.
  • the parallel branched N-state method of this invention for designing discrete increment signal processing systems uses cascaded parallel branched incremental processing networks, each with N states, rather than being limited to binary-state networks.
  • a general N-state phase shift element divides a given phasor, ⁇ i , into n i equal increments.
  • the number or equal increments, n i is designated the "degree" of the phase shift element.
  • phase shift networks For a parallel branched N-state phase shift system, multiple phase shift networks, each with a selected degree and phasor increment, are cascaded to achieve smaller overall phasor increments while minimizing the complexity of the overall phase shifter.
  • a conventional binary-state example of this is a three element binary (3-bit) phase shifter, in which a 0°/180° element is cascaded with a 0°/90° element and a 0°/45° element to achieve an overall phasor increment, of 45° (i.e., eight phase shift increments of 45° each).
  • N T n m
  • relationship (3) describing the total number of phase states or phase shift increments in terms of the number and degree of the constituent phase shift networks becomes where n i is a phase shift network of degree "i" and m i is the total number of phase shift networks of degree "i".
  • the overall phasor increment, or phasor resolution, of a cascaded phase shift circuit with elements of mixed degrees is or
  • Phase shift system applications always include the specification of a maximum phasor error.
  • This maximum phasor error is translated into a minimum phase resolution requirement, ⁇ Minimum , to achieve the imaging, nulling and sidelobe goals of the application.
  • This phase resolution criteria can also be expressed by the following inequality ⁇ T ⁇ ⁇ Minimum Substituting (8) into (7) yields
  • phase shift circuits A, B, and C Three possible configurations are compared, designated phase shift circuits A, B, and C.
  • phase shift circuits A, B, and C Three possible configurations are compared, designated phase shift circuits A, B, and C.
  • Ternary-state networks are designated Terits, while quaternary-state networks are designated Quits.
  • Circuit-A must be a 6-Bit phase shifter to achieve the desired phase resolution.
  • phase shift networks ⁇ m i .
  • the Circuit-B phase shifter is designated a 2-Bit, 2-Quit phase shifter.
  • phase shift circuit using two binary (loaded-line) elements, a single (switched-line) ternary element and a single (switched-line) quaternary element provides the smallest insertion loss.
  • This phase shifter is designated a 2-Bit, single-Terit, single-Quit phase shifter.
  • phase shift networks In most switched-line parallel branched phase shift networks, a minimum of two control elements are required on each branch circuit of the network. Consequently, the total number of cascaded branch circuits in a phase shift system (i.e., all networks) should be minimized. Reduction of the total number of phase shift networks again results in reduced insertion loss.
  • phase shifter performance obtainable from the N-state parallel branched design method of this invention is the avoidance of undesired resonances.
  • conventional binary-state phase shift systems 180° and 90° bits are required. Undesired resonances within these structures can occur. These undesired resonances can be avoided by using a Terit as the most significant phase shift element, providing 0°, 120° and 240° phase states that eliminate the undesired ⁇ /2 and ⁇ resonances.
  • a comparison of insertion loss performance indicates that a conventional 5-Bit phase shifter can achieve 4 dB total insertion loss, while a 2-Quit, single Bit phase shifter can achieve 2 dB total insertion loss using identical control elements.
  • a limit to the usefulness of parallel branched N-state phase shift networks is capacitive input and output loading by the parallel combination of all the inactive (off-state) branch circuits (i.e., control elements) of a network. Once the effective capacitive loading of the control elements becomes significant, additional parallelization will not improve performance. In most narrowband and some broadband applications this limit can be extended by using distributed techniques to effectively remove the capacitive loading effect.
  • Phase Shift System As an exemplary embodiment of a discrete increment signal processing system designed using the parallel branched N-state design method of this invention, a 2-Quit, single-Bit phase shift system is shown in FIGURE 2.
  • the exemplary phase shift system is a 32-state phase shifter using PIN diodes as control elements.
  • equation (5) For the exemplary embodiment of a 32-state phase shift system using 2-Quit and 1-Bit phase shift networks, equation (5) becomes:
  • the exemplary phase shift system provides 32 phase states using a total of three phase shift networks.
  • a phase shifter with 32 phase states divides the most significant phasor increment of 360° into 32 equal phase states or increments of 11.25°.
  • the most significant Quit provides four phase shift increments: Reference, +90°, -180° and -90°.
  • the ieast significant Quit provides four additional phase shift increments for each of the phase increments of the most significant Quit (i.e., for the 90° phasor): Reference, -22.5°, -45° and -67.5°.
  • the least significant Bit provides the final two phase states or increments by selectively introducing a 11.25° phase shift.
  • the exemplary 2-Quit, single-Bit phase shift system includes three cascaded phase shift networks -- a most significant Quit 10, a least significant Quit 20 and a least significant Bit 30.
  • Quits 10 and 20 are switched-line, parallel branched quaternary-state phase shift elements.
  • Bit 30 is a loaded line binary-state phase shift element using a pi-network configuration. As described in Section 1, for binary-state phase shift networks, the loaded-line type network causes less insertion loss than a switched-line network.
  • the precise circuit implementation for the most significant and least significant Quits and the least significant bit is a design choice.
  • the exemplary embodiment implements the 32 phase shift increments using eight parallel branched transmission line paths and a dual-state loaded line path in three phase shift networks -- two Quits and one Bit, respectively.
  • the transmission line segments are formed from micro strip transmission components and, for the larger phase differentials in the most significant Quit 10, series (high-pass) and shunt tuning capacitors.
  • the precise specification for these elements is a matter of routine design selection, and need not be described in detail.
  • the transmission line components are provided by sections of transmission line selected for characteristic path length and impedance. Two adjacent transmission line components having different characteristic impedances are sometimes used to achieve a particular impedance transformation.
  • the tuning capacitors both shunt and series
  • phase shift system design In any phase shift system design, the significant design criteria will be phase resolution or error, together with specifications for VSWR, insertion loss and insertion loss variation. Generally, a phase shift system design attempts to minimize overall insertion loss of the phase shifter, insertion loss between phase shift networks and variations in insertion loss between phase increment branch circuits. In addition, VSWR interactions should be minimized.
  • each phase shift element is proceeded by a respective DC voltage offset circuit 12, 22 and 32.
  • Each DC Voltage offset circuit includes a quarter-wave transmission line component (14, 24, 34) in series with DC voltage offset diode (15, 25, 35, and an RF bypass capacitor (16, 26, 36).
  • the quarter-wave component creates an effective open circuit at the transmission path.
  • the voltage offset diode provides a level shift that effectively isolates the control elements in the inactive phase-increment branch circuits of each phase shift network from control voltage ripple that could otherwise cause a (partial/complete) change in state.
  • the RF bypass capacitor provides an RF short circuit for the DC voltage offset diode that reduces VSWR interactions.
  • the DC voltage offset diode (15, 25, 35) in each DC voltage offset circuit is always biased on because one phase-increment branch circuit is always active.
  • the forward bias voltage drop (typically 1.5v) appears as a -1.5v DC offset at the external ports of the networks (i.e., Quits 10 and 20 and Bit 30, and outputs of Quits 10 and 20).
  • a 1.5 volt ripple on the control line can be tolerated without inadvertently forward biasing the control element.
  • Each phase-increment branch circuit includes one control element at either end of a transmission line segment, and an associated control line biasing circuit for the control elements.
  • the phase shift increment effected by a transmission line segment is determined by distributed transmission line components, as well as shunt and series (high-pass) capacitive components.
  • Branch circuit 100 is the reference phase state branch for the most significant Quit 10. It includes PIN diode control elements D1A and D1B on either end of the transmission line segment TL1.
  • the transmission line TL1 is formed by a series of transmission line components 112 and series tuning capacitor 114 on the RF path, together with two shunt capacitors 116.
  • the PIN diodes D1A and D1B are biased by a control line CL1A coupled through a control circuit 120, and a control line CL1B coupled through respective shunt diode control circuits 130 and 140, to the transmission line TL1.
  • the shunt diode control circuits 130 and 140 are used on this reference branch (and on the -180° phase shift branch) to provide additional off-state (deactivated) isolation to minimize insertion loss and VSWR interactions for this circuit implementation.
  • Control line CL1A is connected through respective quarter-wave transmission line components to transmission line TL1 on either side of the high-pass capacitor 114 (which does not pass the DC bias voltages), with RF bypass being provided by respective capacitors 124 and 125.
  • Control line CL1B is coupled through respective shunt diodes 132 and 142 to either end of the transmission line TL1, with RF bypass being provided by respective capacitors 134 and 144.
  • Branch circuit 200 which provides the +90° phase shift state, includes pin diodes D2A and D2B on either end of transmission line TL2.
  • Transmission line TL2 is formed by series transmission line components 212 and dual series capacitors 214 and 215, together with a shunt transmission line element 216.
  • the PIN diodes are biased by a single control line CL2 coupled through a dual-path control circuit 220.
  • Control line CL2 is coupled through respective quarter-wave transmission line components 222 and 223 to transmission line TL2 on either side of the series capacitors 214 and 215, with RF bypass being provided by capacitors 224 and 225.
  • Branch circuit 300 which provides the -180° phase state, includes PIN diodes D3A and D3B on either end of a transmission line TL3.
  • Transmission line TL3 is formed by series transmission line components 312, together with shunt capacitors 314.
  • the PIN diodes D3A and D3B of branch 300 are biased by a control line CL3A coupled through a control circuit 320, and a control line CL3B coupled through dual diode-shunt control circuits 330 and 340.
  • Control line CL3A is connected through a quarter-wave transmission line element 322 to transmission line TL3, with RF bypass through a capacitor 324.
  • Control line CL3B is connected through respective shunt diodes 332 and 342 to transmission line TL1, with RF bypass through respective capacitors 334 and 344.
  • shunt-diode isolation is provided for the -180° branch 300 to provide additional isolation to minimize insertion loss and VSWR interactions for this circuit implementation.
  • the fourth phase-increment branch circuit 400 of Quit 10 which provides the -90° phase shift increment, includes control diodes D4A and D4B at either end of transmission line TL4.
  • Transmission line TL4 includes series transmission line elements 412 and shunt capacitors 414.
  • the PIN diodes D4A and D4B are biased by control line CL4 coupled through a control circuit 420.
  • Control line CL4 is connected through a quarter-wave transmission line component 422 to transmission line TL4, with RF bypass through a capacitor 424.
  • shunt diodes on the Reference and -180° (half-wavelength) branches, and not on any other branches is a design choice.
  • RF signal leakage through a deactivated branch circuit can be minimized by the selection of high quality control elements. Nevertheless because the half-wavelength branches are particularly susceptible to a standing wave condition, the additional isolation provided by the stunt diodes is recommended. Shunt diode isolation could be included on the other branches if the control elements do not provide adequate RF leakage control in the deactivated state. Also, using a Terit for the most significant phasor would eliminate the undesired half-wave and full-wave resonances.
  • control lines CL1A/CL1B, CL2, CL3A/CL3B and CL4 causes the RF signal input to the most significant Quit 10 to transmit through the RF path provided by one (and only one) of the parallel branch circuits 100, 200, 300 or 400, introducing a corresponding incremental phase shift (Reference, +90°, -180° or -90°).
  • phase shift increment provided by the phase shift network Quit 10 is selected by applying an activating bias voltage to either control lines CL1A and CL1B for the reference branch 100, CL2 for the +90° branch 200, CL3A and CL3B for the -180° branch 300 or CL4 for the -90° branch 400, with the other Phase increment branch circuits being deselected by applying a deactivating bias voltage to their respective control lines.
  • the bias current for the PIN diode control elements D1A, D2A, D3A and D4A passes through DC voltage offset circuit 12 (diode 15), while the bias current for D1B, D2B, D3B and D4B passes through DC voltage offset circuit 22 (diode 25).
  • Reference branch 100 is activated by a negative bias voltage (such as -5 volts) applied to control line CL1A, with 0 volts being applied to control line CL1B.
  • This control bias state turns on PIN diodes D1A and DlB, while turning off the shunt diodes 132 and 142, allowing the RF signal to transmit down transmission line TL1 with the corresponding phase shift.
  • the bias voltages on the respective control lines are reversed, with a negative bias voltage on control line CL1B and 0 volts on control line CL1A.
  • This control bias state turns off PIN diodes D1A and D1B, and at the same time turns on shunt diodes 132 and 142 to provide a shunt isolation path.
  • control line CL2 To activate the +90° branch circuit 200, a negative bias voltage is applied to control line CL2, turning on PIN diodes D2A and D2B, and allowing the RF signal to transmit down transmission line TL2. To deactivate the +90° branch, the control line CL2 is switched to 0 volts, turning off the PIN diodes D1A and D1B.
  • the -180° branch 300 is controlled analogously to the reference branch 100 (which also includes shunt-diode control).
  • This branch is activated by applying a negative bias voltage to control line CL3A, and 0 volts to the shunt-diode control line CL3B, turning on the PIN diodes D3A and D3B and biasing the shunt diodes 332 and 342 off.
  • the -180° branch is deactivated by reversing the bias voltages, to turn off PIN diodes D3A and D3B and turn on the shunt diodes 332 and 342.
  • the -90° branch circuit 400 is controlled analogously to the +90° branch 200 (which also does not include shunt diode control). This branch is activated with a negative bias voltage applied to control line CL4, turning on PIN diodes D4A and D4B, and is deactivated by switching the control line to 0 volts to turn off the PIN diodes.
  • the RF signal from most significant Quit 10 is coupled through the DC voltage offset circuit 22 to the least significant Quit 20.
  • least significant Quit 20 is selectively switched to introduce four additional phase shift increments: Reference, -22.5°, -45° and -67.5° (i.e., dividing the next most significant 90° phasor into four phase increments).
  • each branch of the phase shift element is implemented by distributed transmission line components without any lumped high-pass or shunt capacitors, and may be controlled without any shunt-diode isolation.
  • Reference branch 500 includes PIN diodes D5A and D5B at either end of a transmission line segment TL5.
  • Transmission line TL5 comprises series transmission line components 512.
  • the PIN diodes D5A and D5B are biased by a control line CL5 coupled through a control circuit 520.
  • Control line CL5 is connected through a quarter-wave transmission line component 522 to transmission line TL5, with RF bypass through a capacitor 524.
  • the other branches of Quit 20 are configured identically to the reference branch 500, except for respective variations in transmission line components to produce the different phase states.
  • the -22.5° branch circuit 600 includes PIN diodes D6A and D6B at either end of a transmission line TL6
  • the -45° branch circuit 700 includes PIN diodes D7A and D7B at either end of a transmission line TL7
  • the -67.5° branch circuit 800 includes PIN diodes D8A and D8B at either end of a transmission TL8.
  • the PIN diodes for each branch are controlled by respective control lines CL6, CL7 and CL8 coupled through respective control circuits 620, 720 and 820 that include respective quarter-wave components and RF bypass capacitors.
  • a negative bias voltage on either of the control lines CL5, CL6, CL7 or CL8 turns on the corresponding PIN diode control elements to provide an single RF path over the respective transmission line segment.
  • the bias current for PIN diode control elements D5A, D6A, D7A and D8A passes through DC voltage offset circuit (22 (diode 25), while the bias current for D5B, D6B, D7B, and D8B passes through DC voltage offset circuit 32 (diode 35).
  • the RF signal from least significant Quit 20 is coupled through DC voltage offset circuit 32 to least significant Bit 30, which provides the final 11.25° phase increment of the 32-phase-state phase shifter system.
  • Least significant Bit 30 uses a loaded-line configuration formed by a pi-network that includes in its shunt legs impedance-control PIN diodes D9A and D9B.
  • the transmission line segment TL9 is formed by a transmission line component 912.
  • the upstream shunt leg of the pi-network is formed by transmission line components 922 and 923 coupled through control diode D9A and RF bypass capacitor 925 to ground and through a tuning capacitor 924 to ground.
  • the downstream shunt leg is formed by transmission line components 932 and 933 coupled through PIN diode D9B and RF bypass capacitor 935 to ground and through a tuning capacitor 934 to ground.
  • the reactance of the shunt legs, and therefore the phase-shift increment effected by the loaded-line least significant Bit 30, is determined by a control line CL9 that biases the PIN diodes D9A and D9B.
  • a negative bias voltage on control line CL9 turns on PIN diodes D9A and D9B, RF shorting tuning capacitors 924 and 934, removing their effective reactance and providing the 11.25° phase shift.
  • Switching control line to zero volts turns off PIN diodes D9A and D9B, effectively reinserting tuning capacitors 924 and 934 into respective shunt legs of the pi-network, allowing the input RF signal to transmit through transmission line TL9 with the reference phase shift.
  • the parallel-branched N-state design method of this invention for discrete increment signal processing systems is readily adapted to the design of discrete increment attenuator systems.
  • Using a parallel-branched N-state design for a discrete increment attenuator system is advantageous over binary state designs, providing attenuator systems with reduced complexity and insertion loss.
  • the principle design factor to consider for parallel branched N-state attenuation systems is to minimize reference state (minimum attenuation state) insertion loss.
  • reference state insertion loss and insertion phase variations are minimized by minimizing the number of cascaded parallel branched attenuator networks, the total number of attenuation increment branch circuits, and the total number of active control elements.
  • attenuators are generally designed for constant insertion phase with variable loss (in contrast to phase shift systems which are designed for constant loss with variable insertion phase).
  • loaded-line circuits which exhibit high phase variations between states, have less utility in attenuator systems than in phase shift systems.
  • FIGURE 3 shows an exemplary attenuation-increment branch circuit that can be used for all attenuation increments, i.e., regardless of the attenuation state of the attenuator network.
  • the exemplary attenuator-increment branch circuit includes PIN control diodes CD1 and CD2 at the input and output ends of the branch circuit, on either end of an attenuation line AL.
  • Attenuation line AL includes a resistive T-network with two resistors of equal value R1 connected in series on the signal path AL, and a shunt resistor R2 coupled to the attenuator line between the two series resistors.
  • a capacitor C2 provides an RF path through R2, but blocks DC bias voltages.
  • the attenuation-increment branch circuit is controlled by a dual-path control circuit that couples the control line CL through respective quarter-wave transmission line components QW to the attenuator line AL adjacent respective control diodes CD1 and CD2, i.e., on either side of the series resistors R1.
  • RF bypass for the control line CL is provided by respective capacitors C.
  • the quarter-wave transmission line components create an effective open circuit at the transmission path.
  • the attenuation-increment branch circuit is activated by applying a negative bias voltage (such as -5 volts) on control line CL.
  • a negative bias voltage such as -5 volts
  • the negative bias voltage appears on the attenuator line AL, biasing the control diodes CD1 and CD2 on.
  • the bias voltage on control line CL is switched to 0 volts, turning off the control diodes.
  • an RF signal input transmits over the RF path provided by attenuation line AL, through the resistive attenuation network R1/R1 and R2.
  • the amount of attenuation provided by the branch circuit is determined by the selection of the resistor values for R1/R1 and R2.
  • the selection of the various components that comprise the attenuation-increment branch circuit is a design choice.
  • the resistor values for the R1/R1 and R2 resistor network are used to establish the amount of attenuation provided by the branch circuit, i.e., the attenuation increment.
  • the specification for the quarter-wave transmission line components QW depends upon the wavelength of the input RF signal.
  • PIN diodes are recommended by control diodes CD1 and CD2, although other active control elements (such as FET transistors) may be used. Either monolithic or hybrid implementations may be used.
  • a DC voltage offset circuit between networks is recommended.
  • the recommended implementation of DC voltage offset is that used in the exemplary phase shift system embodiment (circuits 12, 22 and 32 in FIGURE 2).
  • a DC voltage offset diode is coupled through a quarter-wave transmission line component to the transmission line at the front end of each attenuator network, with RF bypass being provided through a shunt capacitor.
  • the forward voltage drop across the voltage offset diode provides a negative voltage offset (typically -1.5 volts) on either end of each attenuation-increment branch circuit that provides a negative offset voltage to maintain the control diodes on the inactive (deselected) branch circuits biased off despite voltage ripple on the control line.
  • a negative voltage offset typically -1.5 volts
  • the parallel branched N-state design method of this invention provides flexibility in designing discrete increment signal processing systems (such as incremental phase shifters or attenuators).
  • the design method implements discrete increment signal processing systems using cascaded parallel branched networks with N discrete increment branch circuits per network, without being limited to binary-state networks.
  • the design method first determines the minimum number of discrete increment states needed to implement a discrete increment signal processing application. For a given application, a number of alternative design implemetations are available in terms of total number of cascaded networks and total number of discrete increment branch circuits per network (in contrast to the binary-state approach that uses only two discrete increment processing states per network).
  • System design focuses on minimizing insertion loss and complexity, by minimizing the total number of cascaded networks, the total number of parallel branch circuits and the total number of branch control elements.
  • N-state parallel branched networks provides the design flexibility to implement a discrete state signal processing system with reduced complexity and insertion loss (signal power attenuation) when compared to conventional binary-state systems.

Landscapes

  • Variable-Direction Aerials And Aerial Arrays (AREA)
  • Attenuators (AREA)
  • Control Of Amplification And Gain Control (AREA)
  • Waveguide Switches, Polarizers, And Phase Shifters (AREA)

Claims (5)

  1. Diskretes Inkrementsignal-Verarbeitungssystem, das ein Eingangs-HF-Signal verarbeitet, indem es diskrete inkrementelle Änderungen eines ausgewählten Attributs des HF-Signals zur Erzeugung eines zugehörigen Ausgangs-HF-Signals mit entsprechenden Attributzuständen bewirkt, wobei das System enthält:
    wenigstens ein parallel geschaltetes Verarbeitungsnetz (10, 20, 30) mit mehr als einem diskreten Verarbeitungszustand, die entsprechende HF-Signalattributzustände definieren und für den Empfang des Eingangs-HF-Signals angeschlossen sind;
    eine diskrete Inkrementzweigschaltung (100, 200, 300, 400), für jeden diskreten Verarbeitungszustand des Netzes, die selektiv durch ein Gleichstromzustand-Steuersignal aktiviert wird, um eine diskrete inkrementelle Änderung in einem Attribut des Eingangs-HF-Signals zu bewirken, damit ein entsprechender Attributzustand im Ausgangs-HF-Signal erzeugt wird;
    zwei Dioden (D1A, D1B, D2A, D2B, ..., D4B) für jede diskrete Inkrementzweigschaltung, die jeweils in Serie im Signalweg am Eingang und am Ausgang der jeweiligen diskreten Inkrementzweigschaltung liegen und abhängig vom Gleichstromzustands-Steuersignal selektiv die Schaltung aktivieren, um die inkrementelle Signalattributänderung zu bewirken;
    im Zustandsteuernetz (CL1A,...CL9) zur Lieferung der Gleichstromzustands-Steuersignale für die Aktivierung einer ausgewählten diskreten Inkrementzweigschaltung eines parallel geschalteten Netzes durch Vorspannen ihrer jeweiligen Dioden in Durchlaßrichtung und zum Deaktivieren jeder anderen Zweigschaltung durch Vorspannen ihrer jeweiligen Dioden in Sperrichtung;
    dadurch gekennzeichnet, daß das ausgewählte Attribut des HF-Signals seine Phase ist, wobei das parallel geschaltete Verarbeitungsnetz (10, 20) wenigsten drei diskrete Verarbeitungszustände und eine entsprechende Anzahl diskreter Inkrementzweigschaltungen (100, 200, 300, 400) aufweist, daß die Dioden (D1A,..., D4B) direkt an die zugehörige diskrete Inkrementzweigschaltung angeschlossen sind, daß die Gleichstromzustands-Steuersignale über Entkopplungsschaltungen durch die diskreten Inkrementzweigschaltungen an die Dioden (D1A, ..., D4B) angelegt werden und so sind, daß nur eine Zweigschaltung eines Parallelverarbeitungsnetzes an einem Zeitpunkt aktiviert ist,
    und daß eine Spannungsverschiebungsschaltung (12, 22, 32) zur Erzielung einer Pegelverschiebung zum Entkoppeln der Dioden in deaktivierten diskreten Inkrementzweigschaltungen von einer Spannungswilligkeit am Zustandsteuernetz vorgesehen ist, so daß die deaktivierten Inkrementzweigschaltungen nicht als Reaktion auf die Spannungswilligkeit aktiviert werden.
  2. System nach Anspruch 1, bei welchem hier die Zweigschaltung ein Leitungssegment enthält, das eine entsprechende Änderung in der Phase eines durch das Leitungssegment übertragenen Signals bewirkt.
  3. System nach Anspruch 1 oder Anspruch 2 mit
    wenigstens zwei parallel geschalteten Verarbeitungsnetzen, die in Serie geschaltet sind;
    wobei die Netze abhängig von jeweiligen Zustandssteuersignalen jeweilige diskrete Inkrementzweigschaltungen aktivieren, die jeweils eine entsprechende diskrete inkrementelle Attributänderung definieren, damit ein ausgewählter kombinierter Attributzustand im Ausgangssignal geschaffen wird.
  4. System nach einem der vorhergehenden Ansprüche, ferner enthaltend wenigstens ein Binärzustands-Verarbeitungsnetz in Serie mit dem oder den parallel geschalteten Verarbeitungsnetzen, wobei das Binärzustands-Verarbeitungsnetz zwei diskrete Verarbeitungszustände hat, die entsprechende diskrete inkrementelle Attributänderungen definieren.
  5. System nach Anspruch 4, bei welchem das Binärzustands-Verarbeitungsnetz ein Netz mit zwei Zuständen und belasteter Leitung ist.
EP90307557A 1989-07-11 1990-07-10 Diskretes schrittweises Signalverarbeitungssystem und Verfahren, das parallel verzweigte N-Zustandsnetzwerke verwendet Expired - Lifetime EP0408323B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US378686 1982-05-17
US07/378,686 US5136265A (en) 1989-07-11 1989-07-11 Discrete increment signal processing system using parallel branched n-state networks

Publications (3)

Publication Number Publication Date
EP0408323A2 EP0408323A2 (de) 1991-01-16
EP0408323A3 EP0408323A3 (en) 1991-10-02
EP0408323B1 true EP0408323B1 (de) 1997-10-15

Family

ID=23494128

Family Applications (1)

Application Number Title Priority Date Filing Date
EP90307557A Expired - Lifetime EP0408323B1 (de) 1989-07-11 1990-07-10 Diskretes schrittweises Signalverarbeitungssystem und Verfahren, das parallel verzweigte N-Zustandsnetzwerke verwendet

Country Status (4)

Country Link
US (2) US5136265A (de)
EP (1) EP0408323B1 (de)
JP (1) JPH03139001A (de)
DE (1) DE69031585T2 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2898470B2 (ja) * 1992-05-08 1999-06-02 三菱電機株式会社 スイッチドライン型移相器
US5434573A (en) * 1994-06-30 1995-07-18 Hughes Aircraft Company Three term ripple suppression
FR2737821B1 (fr) * 1995-08-09 1998-02-13 Chavanat Paul Dispositif de dephasage et d'attenuation passif et aperiodique de signaux electriques
US6191735B1 (en) * 1997-07-28 2001-02-20 Itt Manufacturing Enterprises, Inc. Time delay apparatus using monolithic microwave integrated circuit
US5986516A (en) * 1997-12-29 1999-11-16 Emc Technology Llc Chip attenuator having a capacitor therein
JP3011198B1 (ja) * 1998-08-13 2000-02-21 日本電気株式会社 プリント回路基板
SE0001866D0 (sv) * 2000-05-18 2000-05-18 Astrazeneca Ab A new process
US6472948B1 (en) * 2000-07-10 2002-10-29 Rockwell Collins, Inc. High-power precision 1 dB step attenuator
US6587017B1 (en) * 2001-09-20 2003-07-01 Lsi Logic Corporation Method and apparatus for calibrated phase-shift networks
US7315225B2 (en) * 2004-11-24 2008-01-01 Ems Technologies Canada, Ltd. Phase shifter providing multiple selectable phase shift states
US7933324B2 (en) * 2006-05-31 2011-04-26 Lear Corporation Power regulator
US7449976B1 (en) 2007-03-15 2008-11-11 Northrop Grumman Systems Corporation Power efficient PIN attenuator drive circuit
US20090015355A1 (en) * 2007-07-12 2009-01-15 Endwave Corporation Compensated attenuator
JP5024057B2 (ja) * 2008-01-07 2012-09-12 三菱電機株式会社 電力増幅器
WO2012168778A2 (en) * 2011-06-07 2012-12-13 Alcatel Lucent A phase shifter for high power signal amplifying circuit and a method for shifting phase
US9658262B2 (en) * 2011-10-28 2017-05-23 Analog Devices, Inc. RF power measurement with bi-directional bridge
US9602091B1 (en) 2015-12-03 2017-03-21 Peregrine Semiconductor Corporation Low phase shift, high frequency attenuator
CN113783550B (zh) * 2021-11-12 2022-01-28 成都明夷电子科技有限公司 一种用于k波段的高精度数控移相器及其移相方法
WO2023164028A1 (en) * 2022-02-24 2023-08-31 Novaa Ltd. Reflective phase shifter for use in phased arrays

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3015790A (en) * 1957-05-02 1962-01-02 Gen Dynamics Corp Addition circuit for step and continuous functions
US3192530A (en) * 1962-10-24 1965-06-29 Bernard I Small Electronically scanned array with diode controlled delay network
US3276018A (en) * 1963-05-08 1966-09-27 Jesse L Butler Phase control arrangements for a multiport system
US3295138A (en) * 1963-10-31 1966-12-27 Sylvania Electric Prod Phased array system
US3453529A (en) * 1967-02-17 1969-07-01 Weston Instruments Inc Attenuators having constant output resistance
US3568097A (en) * 1969-11-18 1971-03-02 Texas Instruments Inc Switched line length phase shift network for strip transmission line
US4138637A (en) * 1977-05-31 1979-02-06 Weinschel Engineering Co. Attenuator with compensation of impedance errors
US4549152A (en) * 1983-03-28 1985-10-22 Rca Corporation Broadband adjustable phase modulation circuit
US4586047A (en) * 1983-06-29 1986-04-29 Rca Corporation Extended bandwidth switched element phase shifter having reduced phase error over bandwidth
US4649393A (en) * 1984-02-17 1987-03-10 The United States Of America As Represented By The Secretary Of The Army Phased array antennas with binary phase shifters
US4652883A (en) * 1985-05-06 1987-03-24 Itt Corporation Radar signal phase shifter
JPS62209911A (ja) * 1986-03-10 1987-09-16 Nec Corp 移相器
US4739247A (en) * 1987-06-22 1988-04-19 Rockwell International Corporation Bidirectional RF switch matrix module apparatus
US4978932A (en) * 1988-07-07 1990-12-18 Communications Satellite Corporation Microwave digitally controlled solid-state attenuator having parallel switched paths
US4952893A (en) * 1989-03-13 1990-08-28 Teradyne, Inc. Attenuating circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP 63,272,102 [NEC CORP] *

Also Published As

Publication number Publication date
US5847624A (en) 1998-12-08
DE69031585T2 (de) 1998-02-12
EP0408323A2 (de) 1991-01-16
US5136265A (en) 1992-08-04
JPH03139001A (ja) 1991-06-13
EP0408323A3 (en) 1991-10-02
DE69031585D1 (de) 1997-11-20

Similar Documents

Publication Publication Date Title
EP0408323B1 (de) Diskretes schrittweises Signalverarbeitungssystem und Verfahren, das parallel verzweigte N-Zustandsnetzwerke verwendet
US4994773A (en) Digitally controlled monolithic active phase shifter apparatus having a cascode configuration
US5757319A (en) Ultrabroadband, adaptive phased array antenna systems using microelectromechanical electromagnetic components
US4849763A (en) Low sidelobe phased array antenna using identical solid state modules
US4511813A (en) Dual-gate MESFET combiner/divider for use in adaptive system applications
US4549152A (en) Broadband adjustable phase modulation circuit
US5105166A (en) Symmetric bi-directional amplifier
US4806888A (en) Monolithic vector modulator/complex weight using all-pass network
US6320480B1 (en) Wideband low-loss variable delay line and phase shifter
US9362602B2 (en) Power dividing and/or power-combining circuits with isolation
US4635062A (en) Transceiver element for phased array antenna
JP3128671B2 (ja) アナログ移相器及びアナログ移相器兼ベクトル変調器
US6806792B2 (en) Broadband, four-bit, MMIC phase shifter
US4977382A (en) Vector modulator phase shifter
US5027084A (en) Transceiver modules for phased array antenna
US4502027A (en) Bidirectional switch
US5148128A (en) RF digital phase shift modulators
Maloratsky Electrically tunable switched-line diode phase shifters Part 1: Design procedure
US4395687A (en) Adjustable phase shifter
US5166648A (en) Digital phase shifter apparatus
US5521560A (en) Minimum phase shift microwave attenuator
US4331942A (en) Stripline diode phase shifter
US6525627B2 (en) Variable phase shifter with reduced frequency-department phase deviations
US4346315A (en) Switched delay line for steerable null antenna system
US5760661A (en) Variable phase shifter using an array of varactor diodes for uniform transmission line loading

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT

17P Request for examination filed

Effective date: 19920330

17Q First examination report despatched

Effective date: 19940617

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

ITF It: translation for a ep patent filed
AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT

REF Corresponds to:

Ref document number: 69031585

Country of ref document: DE

Date of ref document: 19971120

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20060614

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20060705

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20060731

Year of fee payment: 17

Ref country code: DE

Payment date: 20060731

Year of fee payment: 17

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20070710

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070710

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20080331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070710