EP0375900A3 - Système ordinateur - Google Patents
Système ordinateur Download PDFInfo
- Publication number
- EP0375900A3 EP0375900A3 EP19890120836 EP89120836A EP0375900A3 EP 0375900 A3 EP0375900 A3 EP 0375900A3 EP 19890120836 EP19890120836 EP 19890120836 EP 89120836 A EP89120836 A EP 89120836A EP 0375900 A3 EP0375900 A3 EP 0375900A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- computer system
- control
- processor
- message buffer
- message
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US29154388A | 1988-12-29 | 1988-12-29 | |
US291543 | 1988-12-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0375900A2 EP0375900A2 (fr) | 1990-07-04 |
EP0375900A3 true EP0375900A3 (fr) | 1991-09-18 |
Family
ID=23120735
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP19890120836 Withdrawn EP0375900A3 (fr) | 1988-12-29 | 1989-11-10 | Système ordinateur |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0375900A3 (fr) |
JP (1) | JPH065521B2 (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5265211A (en) * | 1992-01-02 | 1993-11-23 | International Business Machines Corporation | Arbitration control logic for computer system having dual bus architecture |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0231595A2 (fr) * | 1985-11-15 | 1987-08-12 | Data General Corporation | Dispositif de commande entrée/sortie pour un système de traitement de données |
-
1989
- 1989-11-10 EP EP19890120836 patent/EP0375900A3/fr not_active Withdrawn
- 1989-11-14 JP JP29407989A patent/JPH065521B2/ja not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0231595A2 (fr) * | 1985-11-15 | 1987-08-12 | Data General Corporation | Dispositif de commande entrée/sortie pour un système de traitement de données |
Non-Patent Citations (2)
Title |
---|
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 30, no. 4, September 1987, pages 1519-1523, New York, US; "High speed message buffers for input/output processors to minimize buffer not-available messages" * |
IBM TECHNICAL DISCLOSURE BULLETIN. vol. 30, no. 4, September 1987, NEW YORK US pages 1591 - 1523; "HIGH SPEED MESSAGE BUFFERS FOR INPUT/OUTPUT PROCESSORS TO MINIMIZE BUFFER NOT-AVAILABLE MESSAGES" * |
Also Published As
Publication number | Publication date |
---|---|
JPH02190956A (ja) | 1990-07-26 |
JPH065521B2 (ja) | 1994-01-19 |
EP0375900A2 (fr) | 1990-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1998040850A3 (fr) | Systeme et procede de transfert de transactions sur reseau, depuis un processeur central jusqu'a un dispositif d'entree/sortie intelligent, comprenant le transfert de fonctions de files d'attente de messages | |
JPS6419438A (en) | Hot stand-by memory copy system | |
IT1230207B (it) | Controllo del funzionamento in pipeline in un sistema di microcalcolatore impiegante il dimensionamento dinamico del bus con un elaboratore 80386 ed un'unita' di controllo di cache 82385. | |
BR9301109A (pt) | Mecanismo de comunicacao de mensagens entre processadores e uma unidade de acoplamento e sistemas que o compreende | |
NO952350L (no) | Anordning og fremgangsmåte ved styring av strömmen av dataceller gjennom en pakkesvitsj | |
ITMI930578A1 (it) | Metodo e dispositivo per salvare un'immagine di sistema su una memoria permanente, in modo indipendente dal sistema operativo | |
DE69033092D1 (de) | Betriebssystemaufbau mit mehreren verarbeitungseinheiten | |
ES487173A1 (es) | Un controlador de entrada-salida en un sistema de tratamien-to de datos | |
BR9805837A (pt) | Método de atualização de arquivo para atualizar, em um arquivo de operação novo, um arquivo que seja usado em um dispositivo de controle de entrada/saída. | |
EP0375900A3 (fr) | Système ordinateur | |
EP0301695A3 (fr) | Système de traitement de données | |
CA2115656A1 (fr) | Controleur insensible aux defaillances pour systeme de radiocommunication | |
JPS5723166A (en) | Parallel data processing system driven by tree structure data | |
JPS5363834A (en) | End offering system | |
EP0376003A3 (fr) | Système multiprocesseur avec un dispositif de communication interprocesseurs | |
JPS61279963A (ja) | 割込み制御方式 | |
JPS5533214A (en) | Information processing system | |
JPS6437650A (en) | Optical channel subsystem | |
廖晓昕 et al. | Stability of Hopfield-type neural networks Ⅱ | |
JPS6444531A (en) | Magnetic disk processor | |
JPS5760435A (en) | Data transfer controlling system | |
JPS6448160A (en) | Serial interface control system | |
JPS6437649A (en) | Input/output control system | |
杨寿康 | The Age of Automation | |
JPS57101928A (en) | Interruption controlling system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19901025 |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 19930602 |