EP0356313B1 - Verfahren zur sehr schnellen Ansteuerung einer wechselspannungsbetriebenen Plasmaanzeigetafel mit koplanarer Unterstützung durch halbselektive Adressierung und selektive Adressierung - Google Patents

Verfahren zur sehr schnellen Ansteuerung einer wechselspannungsbetriebenen Plasmaanzeigetafel mit koplanarer Unterstützung durch halbselektive Adressierung und selektive Adressierung Download PDF

Info

Publication number
EP0356313B1
EP0356313B1 EP89402282A EP89402282A EP0356313B1 EP 0356313 B1 EP0356313 B1 EP 0356313B1 EP 89402282 A EP89402282 A EP 89402282A EP 89402282 A EP89402282 A EP 89402282A EP 0356313 B1 EP0356313 B1 EP 0356313B1
Authority
EP
European Patent Office
Prior art keywords
electrodes
hold
maintenance
voltage
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP89402282A
Other languages
English (en)
French (fr)
Other versions
EP0356313A1 (de
Inventor
Serge Salavin
Jacques Deschamps
Michel Gay
Bruno Rimaud
Michel Specty
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Publication of EP0356313A1 publication Critical patent/EP0356313A1/de
Application granted granted Critical
Publication of EP0356313B1 publication Critical patent/EP0356313B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G09G3/2948—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge by increasing the total sustaining time with respect to other times in the frame
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/292—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for reset discharge, priming discharge or erase discharge occurring in a phase other than addressing
    • G09G3/2927—Details of initialising
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/293—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for address discharge
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/298—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels

Definitions

  • the present invention relates to a method for controlling the pixels of a plasma panel using semi-selective addressing phases and selective addressing phases.
  • the invention applies to panels of the alternative type with coplanar maintenance, and in particular of the type in which each elementary image point is defined substantially at the intersection of an addressing electrode called column electrode with two other parallel electrodes forming a pair. maintenance electrodes.
  • Plasma panels are flat screen display devices, which allow the display of alphanumeric, graphic or other images, in color or not. These panels work on the principle of an emission of light produced by an electric discharge in a gas.
  • Plasma panels include two insulating tiles limiting a volume occupied by a gas (generally a mixture based on neon). These tiles support crossed conductive electrodes so as to define a matrix of cells each forming an elementary image or pixel point. An electric discharge in the gas, causing an emission of light at the level of a cell or pixel, takes place when the electrodes of this pixel are suitably excited.
  • a gas generally a mixture based on neon.
  • plasma panels of the excited type in alternating mode as mentioned above, but which are also maintenance coplanar.
  • each pixel of the matrix is constituted by three electrodes, more precisely at the intersection between an addressing electrode called column electrode with two parallel maintenance electrodes forming a pair of electrodes d 'interview.
  • an addressing electrode called column electrode with two parallel maintenance electrodes forming a pair of electrodes d 'interview.
  • the maintenance electrodes are formed by two families: the electrodes of a first family are called “address-maintenance electrodes" and the electrodes of the second family are called “maintenance-only electrodes".
  • the addressing-maintenance electrodes have the function on the one hand, in cooperation with the maintenance-only electrodes, of ensuring the maintenance discharges, and on the other hand of ensuring an addressing function; therefore, they are individualized, that is to say they are connected to one or more pulse generating devices by means which make it possible to apply one or more specific so-called addressing pulses, to only one or more address-service electrodes which are selected from the plurality of address-service electrodes.
  • the maintenance only electrodes (second family) are generally connected to one or more pulse generators in such a way that these maintenance only electrodes are all, at the same times, brought to the same potentials, so that there n It is not necessary to individualize them and that they can possibly be linked together.
  • addressing is meant the signals applied to the electrodes of one or more pixels selected from the plurality of pixels, with a view to obtaining their registration (switching on) and / or their erasure (switching off). This is in contrast to the maintenance signals which are applied without distinction to the electrodes of all the pairs of maintenance electrodes, with a view to causing maintenance discharges (emission of light) by all the pixels which are in the state registered.
  • the addressing-maintenance electrodes and maintenance-only electrodes may each comprise, at the level of each pixel, a protrusion or protruding surface; in the same pair of maintenance electrodes, the projecting surfaces of one electrode are oriented towards those of the other electrode, the maintenance discharges taking place between these projecting surfaces.
  • Such a plasma screen is known in particular from the European patent document EP-A-0 135 382 which also describes a method for controlling this screen; it should be noted that in the device described in this European patent, the column electrode crosses the pairs of maintenance electrodes on the side of the projecting surfaces where the maintenance discharges are produced.
  • each pixel is defined at the intersection of a column electrode with a pair of maintenance electrodes, as well as a suitable control method, are described in the article by GW DICK published in PROCEEDINGS OF THE SID, vol. 27/3, 1986, pages 183-187.
  • the maintenance electrodes have a constant width, that is to say that they do not have a projecting surface facing one another in a pair of maintenance electrode, to define the maintenance discharge zone; this structure, on the other hand, includes barriers made of insulating material, which serve to confine maintenance discharges in the crossing area with the column electrode.
  • FIG. 1 Another type of plasma panel, to which the method of the invention applies in a particularly advantageous manner, is represented in FIG. 1.
  • a panel is the subject in itself of a French patent application No. 88 03953 filed March 25, 1988 on behalf of THOMSON-CSF.
  • This French patent application was published under the number 2629265, the new type of plasma panel to which it relates is described below.
  • the panel shown in FIG. 1 comprises a first glass slab 10 covered with a first family of electrodes denoted Xj, where j is an integer ranging from 1 to N (a single electrode Xj is shown; the slab assembly 10- electrode Xj is covered with a layer 12 of dielectric material, possibly covered with an oxide layer such as MgO (not shown).
  • a wafer 14 of a phosphor material that is that is to say capable of emitting colored radiation, under the effect of ultraviolet radiation.
  • the panel also comprises a second glass slab 20 covered with a second family of electrodes constituted by pairs of electrodes called respectively, of maintenance-addressing (Yae) i and of maintenance (Ye), where i is an integer between 1 and P.
  • the maintenance-addressing and maintenance electrodes include protrusions or protruding surfaces 22 and 24, arranged opposite one another.
  • the 20-electrode slab assembly is covered with a dielectric layer 26.
  • the two slabs 10 and 20 and their networks of electrodes are brought closer together and kept apart by a thickness spacer (not shown), and a gas is present in the volume comprised between the slabs and the spacer.
  • the panel once mounted thus presents two networks of orthogonal electrodes, in the sense that the electrodes Xj are orthogonal at the electrodes (Yae) i and (Ye).
  • the electrodes Xj can overlap the protrusions 22 and 24 or be slightly offset on the side thereof.
  • a pixel Pij is then defined by an electrode Xj (column electrode) and a pair of maintenance electrodes (Yae) i and (Ye).
  • the plasma panel described above is controlled where other plasma panels of the alternative type with coplanar maintenance such as, for example, the panels mentioned above, by a known control method, it is observed in particular that the operation of these panels is too limited as to the speed with which an image can be renewed, to be able to be used as a so-called "all options" display screen, that is to say to display an image with a sufficient number of halftones or degraded. Indeed, especially with the production of color screens, it becomes very important to be able to have a large number of half-tones (128 for example) to achieve a correct image (type image of cathode ray tube in television) on a plasma panel whose number of pixel lines is at least equal to 512.
  • the time required to form an image depends on the number of pixels and on the time required for erasing addressing, registration addressing and maintenance operations.
  • the known method consists in making a semi-selective addressing (either for erasing or for writing and row or column) followed by selective addressing.
  • Each of these phases corresponds to a particular combination of voltages developed between the 3 electrodes which form a pixel, as a result of the application to one or more of these electrodes of positive or negative pulses forming sets of cyclic pulses.
  • the invention relates to a method for controlling an alternative plasma panel with coplanar maintenance, each pixel of which has three electrodes.
  • This control method is of the semi-selective addressing type followed by selective addressing and its main purpose is to allow the reduction, overall, of the addressing times, so as to allow in particular a greater number of halftones or even more pixels.
  • a method for controlling an alternative plasma panel with coplamaric maintenance comprising crossed column electrodes with two families of parallel electrodes, the first family being constituted by address-maintenance electrodes and a second family consisting of maintenance only electrodes, each addressing-maintenance electrode forming with a maintenance only neighboring electrode a pair of maintenance electrodes, each pair of maintenance electrodes corresponding to a line of pixels perpendicular to the column electrodes, the pixels being formed substantially at each crossing of a column electrode with a pair of maintenance electrodes, said method comprising applying first sets of cyclic voltage pulses to all addressing-maintenance electrodes and applying second sets of cyclic voltage pulses to all electrodes for maintenance only, the two sets of voltage pulses having the same period within which said voltage pulses develop between the electrodes of each pixel voltage differences which, on the one hand, generate a phase intended to a control of pixels by semi-selective addressing, and then generate a second phase intended for a control of pixels by selective addressing, and
  • the time required for the complete command (erasure and / or registration) of a row or a column of pixels remains unchanged, but during this same time the complete command of at least two rows can be carried out or columns of pixels so that the image forming time is reduced by the same measure.
  • FIG. 2 is a block diagram of a plasma panel 1 to which the control method of the invention can be applied.
  • the plasma panel 1 is represented mainly by conductors or electrodes arranged in column X1, X2, X3, X4, called column electrodes, and by two families of conductors or maintenance electrodes arranged in line, on the one hand Y1 to Y8 for the first family, and on the other hand E1 to E8 for the second family.
  • the maintenance electrodes Y1 to Y8 and E1 to E8 are arranged in pairs, that is to say that a first electrode Y1 of the first family is associated with an adjacent electrode E1 belonging to the second family, to constitute a pair P1 of maintenance electrodes; a second electrode Y2 of the first family is associated with a second electrode E2 of the second family to constitute a second pair P2 of maintenance electrodes; and similarly for the electrodes Y3 and E3, then Y4 and E4, Y5 and E5, Y6 and E6, Y7 and E7, Y8 and E8 which constitute respectively a third fourth, fifth, sixth, seventh and eighth pair P3 to P8 of maintenance electrodes.
  • each pixel which can be formed for example according to the structure represented in FIG. 1 and the two electrodes of each pair of electrodes P1 to P4 may or may not have protuberances or projecting parts (not shown in FIG. 2) shown in FIG. 1 with the marks 22, 24.
  • the column electrodes X1 and X8 conventionally perform only an addressing role. They are each individually connected to a different output SX1 to SX4 of a column addressing device G1; the addressing device G1 delivers voltage pulses which will be explained more fully in a continuation of the description relating to FIGS. 3a to 3h.
  • the electrodes Y1 to Y8 of the first family are address-maintenance electrodes and therefore they are also individualized, that is to say that they are each connected to a different output SY1 to SY8 of a device G2 line addressing; the line addressing device G2 delivers sets of voltage pulses which will be explained more clearly with reference to FIGS. 3a to 3h.
  • the electrodes E1 to E8 of the second family E are of the maintenance-only electrode type and do not have to be addressed; they are connected to a pulse generator device G3 which delivers second sets of voltage pulses which will be explained more fully in a continuation of the description made with reference to FIGS. 3a to 3h.
  • the devices G1, G2, G3 are themselves controlled by a central control unit (not shown) which manages, in a manner known per se, the switching on or off or keeping the pixels on or off PX1 to PX32.
  • each semi-selective addressing phase makes it possible to erasing an entire line L1 to L8 of pixels PX1 to PX 32:
  • a line L1 to L8 is a line of pixels formed by the pixels PX1 to PX32 defined by each pair P1 to P8 of maintenance electrodes: thus the first line L1 contains the 4 pixels PX1 to PX4, and corresponds to the pair P1 of maintenance electrodes; the second line L2 contains 4 pixels PX5 to PX8 and corresponds to the second pair P2 of electrodes, etc ... up to the eighth line L8 corresponding to the eighth pair P8 comprising the pixels PX29 to PX32.
  • a semi-selective addressing is carried out of at least one line L1 to L8, the second line L2 for example, while the selective addressing of at least one other line is carried out, the third line L3 for example.
  • the simultaneous control of two lines of pixels, one by semi-selective addressing and the other by selective addressing is obtained by applying to the addressing-maintenance electrodes Y1 to Y4 pulse sets of the same shape and same amplitude, but which differ in terms of their phase.
  • the signals applied to the addressing-maintenance electrodes are delivered by the addressing device G2 with four different phases ⁇ 1, ⁇ 2, ⁇ 3, ⁇ 4 but of course, two phases are sufficient to get a reduction in image time, and also a larger number can be used;
  • the method of the invention consists in carrying out the semi-selective erasure of a line L1 to L8 of pixels independently of the signal present on the column electrodes X1 to X4.
  • FIGS. 3a to 3h show diagrams which illustrate an operation of the plasma panel 1 which corresponds, for example, to the case where one wants to successively erase the sixth pixel PX6 and write the seventh pixel PX7, located on the second line L2.
  • the sixth pixel PX6 is located at the intersection between the second pair of PE2 electrodes and the second column electrode X2; and that the seventh pixel PX7 is located at the intersection between the second pair of electrodes PE2 and the third column electrode X3.
  • the signals applied to the addressing-maintenance electrodes Y1 to Y8 have the same phase.
  • FIGS. 3a and 3b respectively show a first and a second set of cyclic voltages VY, VE which are applied respectively to all the addressing-maintenance electrodes Y1 to Y8 and to all the maintenance-only electrodes E1 to E8.
  • FIG. 3c illustrates the discharges produced between the electrodes Y2 and E2 of the second pair P2 of electrodes.
  • Figures 3d, 3e, 3f, 3g respectively show voltage pulses forming masking pulses applied to the column electrodes X1 to X4.
  • Figure 3h illustrates a DI registration discharge between the third column electrode X3 and the second electrode Y2.
  • the first and second sets of voltages VY, VE vary on either side of the same reference voltage VR which is at zero volts for example; the column electrodes X1 to X4 also being, at rest, at the potential of the reference voltage VR.
  • the first and second sets of voltage VY, VE are constituted respectively by a first and a second set of voltage pulses having a cyclic character and a same period T. During this period T, the combination of these voltage pulses develops between the 2 electrodes of each pair P1 to P8 of the voltage differences (not shown) which determines an erasing phase T1 (semi-selective addressing) followed by a writing phase (selective addressing) T2.
  • the amplitude variation ⁇ VY1 of the first voltage VY is added to the variation ⁇ VE of the second voltage VE to constitute the potential difference applied between the 2 electrodes of each pair P1 to P8.
  • the amplitude of the first variation ⁇ VY1 of the first voltage VY is insufficient for the potential difference thus developed between the 2 electrodes (addressing-maintenance Y1 to Y8 and only maintenance E1 to E8) of each pair P1 to P8 causes a discharge between these two electrodes.
  • the variation ⁇ VY1 of the first voltage VY applied to all the addressing-maintenance electrodes Y1 to Y8 is formed by the front edge of a voltage slot which is established between instant to and instant t4.
  • This niche called the erasing base niche CBe, is intended to constitute a base or pedestal or voltage step at an erasing pulse IE.
  • a voltage pulse called the erasing pulse IE, IE ′ is superimposed only on the erasing base slot CBe applied to the addressing-maintenance electrode Y1 to Y8 which is addressed, that is to say ie corresponding to the pair P1 to P8 selected; taking into account the example described, all the address-maintenance electrodes Y1 to Y8 receive a basic erasing slot CBe but it is only for the second electrode Y2 that an erasing pulse is superimposed on this slot basic. Therefore, at the second electrode Y2, the first voltage VY reaches a second value VY2 greater than the first value VY1.
  • a variation ⁇ VY2 is obtained which is added to the variation ⁇ VE of the second voltage VE to cause, between the 2 electrodes Y2 and E2 of the pair P2 selected, an erasure discharge (Figure 3c) DEF.
  • the erase discharge DEF has a lower intensity than a maintenance discharge, and it makes it possible to cancel in a conventional manner the charges (not shown) which have been accumulated between the 2 electrodes of the second pair P2 at the level of the sixth pixel, and this without accumulating new charges of reverse polarity.
  • the erasure pulse may have the form of a rectangular slot having either a high amplitude and a short duration, or a low amplitude and a long duration, or even be formed of a pulse whose rising edge is established relatively slowly and constitutes a ramp, as explained in the aforementioned patent application No. 78 04893, filed in the name of THOMSON-CSF and published under the number FR-A- 2 417 848, and which must be considered to be part of the present description.
  • the erasure pulse IE (shown in dotted lines) which is superimposed on the erasure base slot CBe, is a pulse whose rising edge R is established relatively slowly as described in the aforementioned patent, until substantially reaching the second value VY2.
  • the erasure discharge DEF occurs at an instant t1 which corresponds substantially to the instant when the erasure pulse IE reaches the second value VY2. In this configuration, all the pixels PX5 to PX8 of the second pair P2 are erased.
  • an important characteristic of the process of the invention consists in generating an erasure discharge only between the two maintenance electrodes Y2, E2 of the same given pair P2, this erasure discharge DEF having the effect to erase all the pixels which correspond to this pair P2 of electrodes.
  • the erasure pulse IE ends at an instant t3 which follows instant t2 where the polarity of the voltage VE of the maintenance-only electrodes becomes positive at the value + VE.
  • the polarities of the voltages VY and VE are reversed: - the voltage VY applied to the addressing-maintenance electrodes Y1 to Y8 changes to a positive polarity with the second value VY2 directly, i.e. a variation ⁇ VY2 which is added to the variation ⁇ VE applied to the maintenance-only electrodes: As a result, at time t5, maintenance discharges (not shown) are generated at the level of all the pixels entered.
  • the desired pixels belonging to the registration are carried out to this pair p2 of electrodes, by causing a registration discharge between the second addressing-maintenance electrode Y2 and each of the column electrodes X1 to X4 whose intersection with the second addressing-maintenance electrode Y2 represents a pixel that we want to register.
  • a writing discharge is carried out only between the second addressing-maintenance electrode Y2 and the third column electrode X3.
  • the variation of the voltage VY from negative to positive constitutes the front edge of a voltage square wave CBi called the basic registration square wave and which is applied to all the addressing-maintenance electrodes Y1 to Y8.
  • the basic registration window is intended to form a tension step on which a registration window C1 is superimposed (shown in dotted lines).
  • a registration window C1 is superimposed on the basic registration window CBi only for the pair P1 to P8 which is addressed: either in the example for the second pair P2, that is to say only on the basic slot of inscription CBi which is applied to the second addressing-maintenance electrode Y2.
  • the basic registration slot CBi also constitutes a maintenance window for unaddressed address-maintenance electrodes.
  • the CI registration window superimposed on the CBI registration base window reaches a voltage value + VY3 such that the potential difference VY3 - VR which is then generated between the column electrodes X1 to X4 and the second addressing electrode- maintenance Y2 can cause a discharge of initiation or discharge of registration, at the crossing between the latter and the column electrodes X1 to X4. Also, only the desired pixel or pixels are registered by applying to the column electrodes X1 to X4 which correspond to the pixels which must not be registered, a voltage pulse called masking pulse MX1 to MX4, of the same polarity as the square wave.
  • a masking pulse MX1, MX2, MX4 is applied to the first, the second and the fourth column electrode X1, X2, X4 for at least the duration of the CI registration window and a masking pulse is not applied to the third column electrode X3 ( Figures 3d, 3e, 3f, 3g).
  • the second voltage VE applied to the maintenance only electrodes E1 to E8 has a negative polarity from the instant t5 to an instant t6 where this polarity changes to positive, at the value + VE1.
  • the instant t6 is located a little before the CI registration window begins, or in any case before an instant t7 when the CI registration window reaches the value VY3; the second voltage VE then has the same polarity as the first voltage VY applied to the addressing-maintenance electrodes and, between the second maintenance electrode E2 and the second addressing-maintenance electrode Y2 then there is an insufficient potential difference for cause a parasitic discharge when the CI registration window is superimposed.
  • an advantage provided by this arrangement resides in the fact that the masking pulses MX1 to MX4 are produced with a relatively low power, and with a relatively low voltage amplitude, so that standard and low components prices can be used for ordering column electrodes X1 to X4. It is further noted that another particularly important advantage, brought by the method according to the invention, resides in that a single discharge is created between the column electrode X1 to X4 which corresponds to the pixel which one wishes to register. and the pair P1 to P4 of electrodes considered, and in that this discharge occurs only for the points to be entered and not for all the points of the line, which tends to considerably increase the longevity of the phosphors which are possibly used for the emission of color light.
  • the end of the basic registration window CBi corresponds to the end of the registration phase T2, and corresponds to an inversion of the polarity of the first voltage VY applied to the addressing-maintenance electrodes Y1 at Y8, polarity which becomes negative.
  • the second voltage VE applied to the maintenance electrodes E1 to E4 has been positive since substantially the instant t6 and, in the nonlimiting example described, it retains this positive polarity until an instant T0 'which marks the start of a new cycle of the base T.
  • the DI registration discharge generated the accumulation of negative charges (not shown) on the dielectric of the second addressing-maintenance electrode Y2 at the level of the seventh pixel PX7: also at the transition from positive to negative of the first voltage VY, due to the end of the registration window CI and the basic registration window CBi, the effect of the presence of the negative charges accumulated on the electrodes Y2 so that, substantially when the voltage VY reaches the negative value -VY1, there is a discharge which constitutes a resumption of maintenance discharge DRE (FIG. 3c) at the level of the seventh pixel PX7, between the second electrodes adressag e-maintenance Y2 and the second maintenance electrode E2.
  • DRE resumption of maintenance discharge
  • the selective addressing phase consists in causing a discharge between the addressing-maintenance electrode Y1 to Y8 of the pair P1 to P8 addressed and that or those of the column electrodes X1 to X4 concerned, that is to say whose intersection with the addressed pair represents a pixel to be written: in the example described a maintenance discharge a was caused between the second addressing-maintenance electrode Y2 and the third column X3 to register the seventh pixel PX7.
  • the potential difference between the addressing-maintenance electrode which is addressed and only the column electrodes X1 to X4 concerned is increased by an increase in the first voltage VY applied to the addressing-maintenance electrode.
  • the voltage of the other column electrodes is modified correspond to these other pixels so as to maintain with respect to these other column electrodes a difference in potential insufficient to generate discharges; this being obtained by the masking pulses MX1 to MX4.
  • masking pulse MX1 to MX4 is only useful during the registration phase T2 and more precisely only when the registration window CI is present (the duration of the latter being able to vary).
  • the presence of a masking pulse MX1 to MX4 does not interfere with the maintenance discharges (which occur between the two electrodes of each pair P1 to P8), and does not interfere with the semi-selective addressing operation, namely erasure in the example described.
  • the maintenance discharges of registered pixels occur at times t5 and t8 which correspond respectively to the start and to the end of the registration slot CBi whose amplitude , represented by the variation ⁇ VY2, is sufficient to cause the maintenance discharges when they are added to a variation ⁇ VE of the second voltage VE (it should be noted that the number of maintenance discharges per cycle T could be increased by integrating into this cycle a specific maintenance phase as formed for example by the basic niche of registration CBi, which possibly could be interposed between the phase T1 of erasure and the phase T2 of registration).
  • the amplitude of the variations ⁇ VE of the second voltage VE is less than the amplitude ⁇ VY2 of the first voltage VY and the values of each can be adjusted of these two amplitudes to, on the one hand, cause maintenance discharges when they are added, and on the other hand, so that the potential difference between a solely maintenance electrode E1 to E8 and a column electrode X1 at X4 to which a masking pulse MX1 to MX4 is applied does not cause a parasitic discharge between these two electrodes (by also adjusting the amplitude of the masking pulse). It should be noted that this last point can also be obtained by making the polarity of the voltage VE positive before the masking pulse reaches its maximum.
  • a masking pulse MX1 to MX4 on a column electrode X1 to X4 has no effect at the times when the erasing operations and the maintenance discharges take place.
  • this is used to address two or more lines L1 to L8 or pairs P1 to P8 in parallel during a basic cycle, that is to say a period T.
  • the addressing-maintenance electrodes Y1 to Y8 or type Y electrodes are made up of at least one set of two groups (each set consisting of two groups of addressing-maintenance electrodes): a group receives the first sets of pulses (VY) with a first phase ⁇ 1, and the other group receives this same type of pulses (VY) with a second phase ⁇ 2 such that, when the registration phase is present T2 (selective addressing) at the level of pairs P1 to P8 of maintenance electrodes formed with addressing-maintenance electrodes of the first group, then the erasing phase (semi-selective addressing) is present at the level of the pairs formed with the address-maintenance electrodes of the second group, and vice versa.
  • FIG. 2 shows by way of nonlimiting example such an arrangement, and shows that the addressing electrodes Y1 to Y8 are divided into a first and second sets AB, CD formed respectively by the addressing-maintenance electrodes Y1 to Y4 and Y5 to Y8.
  • the first and third addressing-maintenance electrodes Y1 and Y3 belong to a first group A receiving the pulses with the first phase ⁇ 1, and the second and fourth electrodes Y2 and Y4 belong to the second group B receiving the pulses with the second phase ⁇ 2.
  • the fifth and seventh address-maintenance electrodes Y5, Y7 belong to the same third group C (which represents the first group of the second set C-D) receiving the pulses with a third phase ⁇ 3; the sixth and eighth electrodes Y6 and Y8 receive the pulses with a fourth phase ⁇ 4.
  • the only maintenance electrodes E1 to E8 or type E electrodes can be constituted in one or more networks to which the second sets of pulses with the appropriate phase are applied, that is to say as a function of the set AB , CD and the group to which the addressing-maintenance electrode Y1 to Y8 belongs, with which the maintenance-only electrode E1 to E8 is associated.
  • FIG. 4a shows the first sets of cyclic pulses of period T applied with the first phase ⁇ 1 to the address-maintenance electrodes of a first group A, the electrodes Y1 and Y3 for example; these pulses forming the first voltage VY ( ⁇ 1) already illustrated in FIG. 3a.
  • FIG. 4c shows the first cyclic pulse sets VY ( ⁇ 2) of period T applied with the second phase ⁇ 2 to the addressing-maintenance electrodes Y2, Y4 of the second group B.
  • FIG. 4b shows the second sets of cyclic pulses VE ( ⁇ '1) applied to the first R1E network of maintenance-only electrodes, with phase ⁇ '1.
  • phase difference ⁇ ⁇ 1 is such that the erasing phase T1 is created on the pairs which comprise the address-maintenance electrodes Y1 and Y3 whereas it is the registration phase T2 which is present at the level of the electrodes Y2 and Y4 supplied by the phase ⁇ 2.
  • durations ⁇ CBe and ⁇ CBi of the basic erasing slots CBe and basic slots d 'inscription CBi which have a duration each of the order of 9 microseconds; these two types of slots being spaced by an interval ⁇ t of the order of 3 microseconds, so that the duration ⁇ T of a basic cycle T or period is of the order of 24 microseconds.
  • this duration of a basic cycle makes it possible to carry out the complete addressing of two lines, ie 12 microseconds per line, assuming for example that the addressing-maintenance electrodes Y1 to Y8 constitute only a set of two groups A and B.
  • the erasure pulses IE and the CI registration slots can have the same duration as that of the slots CBe and CBi which support them: but while being active, these pulses and slots IE, CI can have a shorter duration; particularly the CI registration slots can have a shorter ⁇ CI duration, in particular in their active part which is situated substantially at their maximum that is to say towards the voltage VY3. It is thus possible, for example, to give the erasure pulses IE and the registration window a duration ⁇ IE, ⁇ CI equal to or less than 6 microseconds, as well as the masking pulses MX1 to MX4 whose duration ⁇ M can then also be equal to or less than 6 microseconds.
  • the type Y or addressing-maintenance electrodes Y5 and Y7 constitute a third group C belonging to a second set, the other group or fourth group of which is formed by the electrodes Y6 and Y8.
  • Each of these type Y electrodes is associated with a maintenance only electrode E5 to E8, these four type E electrodes constitute a second network R2E to which the second set of pulses, forming the second set of cyclic voltages VE, is applied with a phase ⁇ '2 different from that applied to the first network R1E, delayed for example by a phase difference ⁇ ⁇ 2 substantially equal to or greater than the duration ⁇ CI of a CI registration window.
  • the cyclic voltage set VY is applied to the type Y electrodes of the third group and of the fourth group D with respectively a phase ⁇ 3 and a phase ⁇ 4 such that, when the erasing phase T1 is present at the electrodes of the third group C, it is the T2 registration phase which is present at the electrodes of the fourth group, and vice versa, a phase shift ⁇ ⁇ 1 between these two groups equal to a half period T / 2, as between the two groups A and B of the first set AB.
  • phase difference ⁇ ⁇ 2 is substantially a quarter T / 4 period, about 6 microseconds in the example described; this phase difference ⁇ ⁇ 2 also exists between the voltages VE ⁇ '1 and VE ⁇ '2 applied respectively to the type E electrodes of the first and of the second network R1E and R2E (as well as between the second and the fourth phase ⁇ 2 , ⁇ 4).
  • control method according to the invention makes it possible to considerably increase the cycle speed, and can be applied in all cases where the semi-selective addressing part is independent of the addressing network, that is to say independent of the array of column electrodes X1 to X4.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Claims (12)

  1. Verfahren zum Steuern einer Wechselspannungs-Plasmatafel mit komplanarer Aufrechterhaltung, wobei die Tafel (1) Spaltenelektroden (Y1 bis Y4) aufweist, die mit zwei Familien von parallelen Elektroden gekreuzt sind, wobei die erste Familie aus Adressierungs- und Aufrechterhaltungselektroden (Y1 bis Y8) gebildet ist und die zweite Familie aus Nuraufrechterhaltungselektroden (E1 bis E8) gebildet ist, wobei jede Adressierungs- und Aufrechterhaltungselektrode (Y1 bis Y8) mit einer benachbarten Nuraufrechterhaltungselektrode (E1 bis E8) ein Paar (P1 bis P8) von Aufrechterhaltungselektroden bildet, wobei jedes Paar (P1 bis P8) von Aufrechterhaltungselektroden einer zu den Spaltenelektroden (X1 bis X4) senkrechten Zeile (L1 bis L8) von Bildelementen entspricht, wobei die Bildelemente (PX1 bis PX32) im wesentlichen in jedem Kreuzungspunkt einer Spaltenelektrode (X1 bis X4) mit einem Paar (P1 bis P8) von Aufrechterhaltungselektroden gebildet sind, wobei das Verfahren darin besteht, daß an sämtliche Adressierungs- und Aufrechterhaltungselektroden (Y1 bis Y8) erste, zyklische Spannungsimpulsfolgen (VY) angelegt werden und daß an sämtliche Nuraufrechterhaltungselektroden (E1 bis E8) zweite, zyklische Spannungsimpulsfolgen angelegt werden, wobei die beiden Spannungsimpulsfolgen dieselbe Periode (T) besitzen, in welcher die Spannungsimpulse zwischen den Elektroden eines jeden Bildelementes Spannungsdifferenzen (VY -VE1, VY -VR) aufbauen, die einerseits eine Phase erzeugen, die für eine Steuerung der Bildelemente mittels halbselektiver Adressierung bestimmt ist, und anschließend eine zweite Phase (T2) erzeugen, die für eine Steuerung der Bildelemente mittels selektiver Adressierung bestimmt ist, und die andererseits Aufrechterhaltungsentladungen erzeugen, wobei das Verfahren dadurch gekennzeichnet ist, daß es praktisch darin besteht, daß gleichzeitig bestimmte Bildelemente mittels halbselektiver Adressierung und andere Bildelemente mittels selektiver Adressierung gesteuert werden.
  2. Steuerverfahren gemäß Anspruch 1, dadurch gekennzeichnet, daß die Steuerungen der Bildelemente durch halbselektive Adressierung entlang den Zeilen (L1 bis L8) der Bildelemente ausgeführt werden.
  3. Steuerverfahren gemäß einem der vorangehenden Ansprüche, dadurch gekennzeichnet, daß die halbselektive Adressierung eine Löschoperation der Bildelemente bewirkt.
  4. Steuerverfahren gemäß einem der vorangehenden Ansprüche, dadurch gekennzeichnet, daß es für die Bildung einer Phase einer halbselektiven Adressierung (T1), die die Löschung der Bildelemente wenigstens einer gegebenen Zeile (L1 bis L8) erlaubt, einerseits darin besteht, daß an die Adressierungs- und Aufrechterhaltungselektroden (Y1 bis Y8) ein Rechteckspannungsimpuls (CBe) angelegt wird, der Lösch-Basisrechteckimpuls genannt wird und eine erste Polarität und einen ersten Wert (+VY1) besitzt, und andererseits darin, daß an die Nuraufrechterhaltungselektroden (E1 bis E8) ein Spannungsrechteckimpuls (CVEe) angelegt wird, der eine zweite Polarität (-VE1) besitzt, die zur ersten entgegengesetzt ist, derart, daß zwischen diesen beiden Typen von Elektroden (Y1 bis Y8 und E1 bis E8) eine erste Potentialdifferenz (VY1 -VE1) erzeugt wird, die kleiner als eine zweite Potentialdifferenz (VY2 -VE1) ist, mit welcher Aufrechterhaltungsentladungen zwischen den beiden Elektroden (Y1 bis Y8 und E1 bis E8) ein und desselben Paares (P1 bis P8) von Aufrechterhaltungselektroden erhalten werden können, daß anschließend dem Lösch-Basisrechteckimpuls (CBe) ein Löschimpuls (IE) überlagert wird, welcher an jede Adressierungs- und Aufrechterhaltungselektrode (Y1 bis Y8) einer ausgewählten Zeile (L1 bis L8) oder ausgewählter Zeilen angelegt wird, derart, daß nur zwischen den beiden Elektroden (Y1 bis Y8 und E1 bis E8) eines jeden Paares (P1 bis P8), das einer ausgewählten Zeile oder den ausgewählten Zeilen entspricht, Löschentladungen hervorgerufen werden.
  5. Steuerverfahren gemäß Anspruch 4, dadurch gekennzeichnet, daß es zur Bildung der Phase der selektiven Adressierung (T2), die das Beschreiben von Bildelementen (PX1 bis PX32) wenigstens einer Zeile (L1 bis L8) ermöglicht, einerseits darin besteht, daß an die Adressierungs- und Aufrechterhaltungselektroden (Y1 bis Y8) ein Beschreib-Basisrechteckimpuls (CBi) angelegt wird, der die erste Polarität und einen zweiten Wert (VY2) besitzt, und andererseits darin, daß an die Nuraufrechterhaltungselektroden (E1 bis E8) der Spannungsrechteckimpuls (CVEe) angelegt wird, der die zweite Polarität besitzt, die zur ersten entgegengesetzt ist, derart, daß die zweite Potentialdifferenz (VY2 -VE1) gebildet wird, mit der Aufrechterhaltungsentladungen erzeugt werden können, daß anschließend nur einem Beschreib-Basisrechteckimpuls (CBi), der an eine einer ausgewählten Zeile (L1 bis L8) entsprechende Adressierungs- und Aufrechterhaltungselektrode oder die den ausgewählten Zeilen entsprechenden Adressierungs- und Aufrechterhaltungselektroden angelegt wird, ein Beschreib-Rechteckimpuls (CI) überlagert wird, der dieselbe erste Polarität besitzt, derart, daß zwischen den Spaltenelektroden (X1 bis X4) und der Adressierungs- und Aufrechterhaltungselektrode (Y1 bis Y8) einer ausgewählten Zeile (L1 bis L8) und im wesentlichen in derselben Zeit, in der die Überlagerung des Beschreib-Rechteckimpulses (CI) bewerkstelligt wird, eine dritte Potentialdifferenz (VY3 -VR) erzeugt wird, daß an sämtliche Spaltenelektroden (X1 bis X4) mit Ausnahme derjenigen, die der Festlegung eines zu beschreibenden Bildelementes (PX1 bis PX32) dienen, Spannungsimpulse (MX1 bis MX4) angelegt werden, die die erste Polarität besitzen, und daß es auberdem darin besteht, daß im wesentlichen ab dem Zeitpunkt, in dem der Beschreib-Rechteckimpuls (CI) überlagert wird, an die Nuraufrechterhaltungselektroden (E1 bis E8) ein Spannungsrechteckimpuls angelegt wird, der die erste Polarität besitzt.
  6. Verfahren zum Steuern einer Plasmatafel gemäß einem der vorangehenden Ansprüche, wobei in der Plasmatafel die Adressierungs- und Aufrechterhaltungselektroden (Y1 bis Y8) zwei Gruppen (A, B) bilden, wobei das Verfahren dadurch gekennzeichnet ist, daß es darin besteht, daß die ersten Impulsfolgen mit verschiedenen Phasen (∅1, ∅2) angelegt werden, derart, daß bei Vorliegen der Phase der halbselektiven Adressierung (T1) auf Höhe der Adressierungs- und Aufrechterhaltungselektroden der ersten Gruppe (A) dies die Phase der selektiven Adressierung (T2) auf Höhe der Elektroden (Y1 bis Y8) der anderen Gruppe ist und umgekehrt.
  7. Steuerverfahren gemäß Anspruch 6, dadurch gekennzeichnet, daß es darin besteht, daß die zweiten Impulsfolgen mit derselben Phase an sämtliche Nuraufrechterhaltungselektroden (E1 bis E8) angelegt werden.
  8. Verfahren zum Steuern einer Plasmatafel gemäß Anspruch 6, wobei in der Plasmatafel die Adressierungs- und Aufrechterhaltungselektroden (Y1 bis Y8) wenigstens zwei Gesamtheiten (A-B und C-D) bilden, die jeweils eine erste und eine zweite Gruppe (A, B und C, D) umfassen, wobei das Verfahren dadurch gekennzeichnet ist, daß es darin besteht, daß die ersten Impulsfolgen mit verschiedenen Phasen (∅1, ∅2, ∅3, ∅4) angelegt werden, derart, daß, wenn die erste Gruppe (A, C) in einer Phase der halbselektiven Adressierung (T1) ist, die entsprechende zweite Gruppe (B, D) in einer Phase der selektiven Adressierung (T2) ist und umgekehrt, und daß die ersten Impulsfolgen an die ersten Gruppen (A, C) einer jeden Gesamtheit mit einer Phasendifferenz (Δ ∅2) angelegt werden, welche im wesentlichen gleich der oder gröber als die Dauer (Δ CI) eines Beschreib-Rechteckimpulses (CI) ist.
  9. Verfahren zum Steuern einer Plasmatafel gemäß einem der Ansprüche 6 oder 8, wobei in der Plasmatafel die Nuraufrechterhaltungselektrodenen (E1 bis E8) in ebensoviele Netze unterteilt sind, wie Gruppen (A, B, C, D) von Adressierungs- und Aufrechterhaltungselektroden (Y1 bis Y8) vorhanden sind, dadurch gekennzeichnet, daß die zweiten Impulsfolgen an verschiedene Elektrodennetze mit verschiedenen Phasen (∅'1, ∅'2) angelegt werden.
  10. Verfahren zum Steuern einer Plasmatafel gemäß einem der Ansprüche 6 oder 8, wobei in der Plasmatafel die Nuraufrechterhaltungselektroden (E1 bis E8) in ebensoviele Netze (R1E, R2E) unterteilt sind, wie mit den Adressierungs- und Aufrechterhaltungselektroden (Y1 bis Y8) gebildete Gesamtheiten (A-B, C-D) vorhanden sind, wobei jedes Netz den beiden Gruppen (A, B und C, D) einer Gesamtheit (A-B, C-D) gemeinsam ist, wobei das Verfahren dadurch gekennzeichnet ist, daß es darin besteht, daß die zweiten Impulsfolgen an die verschiedenen Elektrodennetze (R1E, R2E) mit verschiedenen Phasen (∅'1, ∅'2) angelegt werden.
  11. Steuerverfahren gemäß einem der vorangehenden Ansprüche, dadurch gekennzeichnet, daß die Phase der selektiven Adressierung (T2) außerdem eine Aufrechterhaltungsphase bildet.
  12. Steuerverfahren gemäß Anspruch 5, dadurch gekennzeichnet, daß die an die Nuraufrechterhaltungselektroden (E1 bis E8) angelegten Spannungsrechteckimpulse eine Amplitude (Δ VE) besitzen, die kleiner als die Amplitude (Δ VY2) des an die Adressierungs- und Aufrechterhaltungselektroden (Y1 bis Y8) angelegten Beschreib-Basisrechteckimpulses (CBi) ist.
EP89402282A 1988-08-26 1989-08-11 Verfahren zur sehr schnellen Ansteuerung einer wechselspannungsbetriebenen Plasmaanzeigetafel mit koplanarer Unterstützung durch halbselektive Adressierung und selektive Adressierung Expired - Lifetime EP0356313B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8811248 1988-08-26
FR8811248A FR2635902B1 (fr) 1988-08-26 1988-08-26 Procede de commande tres rapide par adressage semi-selectif et adressage selectif d'un panneau a plasma alternatif a entretien coplanaire

Publications (2)

Publication Number Publication Date
EP0356313A1 EP0356313A1 (de) 1990-02-28
EP0356313B1 true EP0356313B1 (de) 1993-07-14

Family

ID=9369532

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89402282A Expired - Lifetime EP0356313B1 (de) 1988-08-26 1989-08-11 Verfahren zur sehr schnellen Ansteuerung einer wechselspannungsbetriebenen Plasmaanzeigetafel mit koplanarer Unterstützung durch halbselektive Adressierung und selektive Adressierung

Country Status (4)

Country Link
US (1) US5030888A (de)
EP (1) EP0356313B1 (de)
DE (1) DE68907533T2 (de)
FR (1) FR2635902B1 (de)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2662291A1 (fr) * 1990-05-15 1991-11-22 Thomson Tubes Electroniques Procede de reglage de la luminance d'un panneau a plasma alternatif.
FR2662292B1 (fr) * 1990-05-15 1992-07-24 Thomson Tubes Electroniques Procede de reglage de la luminosite d'ecrans de visualisation.
US5206634A (en) * 1990-10-01 1993-04-27 Sharp Kabushiki Kaisha Liquid crystal display apparatus
JP3259253B2 (ja) * 1990-11-28 2002-02-25 富士通株式会社 フラット型表示装置の階調駆動方法及び階調駆動装置
US6097357A (en) * 1990-11-28 2000-08-01 Fujitsu Limited Full color surface discharge type plasma display device
CA2061384C (en) * 1991-02-20 2003-12-23 Masatake Hayashi Electro-optical device
US5430458A (en) * 1991-09-06 1995-07-04 Plasmaco, Inc. System and method for eliminating flicker in displays addressed at low frame rates
US6861803B1 (en) * 1992-01-28 2005-03-01 Fujitsu Limited Full color surface discharge type plasma display device
EP0554172B1 (de) * 1992-01-28 1998-04-29 Fujitsu Limited Plasma Farbanzeige-Vorrichtung von Oberflächenentladungs-Typ
FR2713382B1 (fr) 1993-12-03 1995-12-29 Thomson Tubes Electroniques Procédé de réglage de la luminosité globale d'un écran matriciel bistable affichant des demi-teintes.
FR2741468B1 (fr) * 1995-11-17 1997-12-12 Thomson Tubes Electroniques Procede de commande d'un ecran de visualisation et dispositif de visualisation mettant en oeuvre ce procede
RU2089966C1 (ru) 1995-11-22 1997-09-10 Научно-производственная компания "Орион-Плазма" - Совместная акционерная компания закрытого типа Газоразрядная индикаторная панель переменного тока с реверсивным поверхностным разрядом
FR2744275B1 (fr) 1996-01-30 1998-03-06 Thomson Csf Procede de commande d'un panneau de visualisation et dispositif de visualisation utilisant ce procede
FR2758204B1 (fr) 1997-01-07 1999-04-09 Thomson Tubes Electroniques Procede de commande d'adressage d'un panneau a plasma de type alternatif
US6424325B1 (en) * 1997-03-07 2002-07-23 Koninklijke Philips Electronics N.V. Circuit for and method of driving a flat panel display in a sub field mode and a flat panel display with such a circuit
EP0928477A1 (de) * 1997-03-07 1999-07-14 Koninklijke Philips Electronics N.V. Flachplattenanzeigegerät und verfahren zum antreiben einer solchen platte
KR100515821B1 (ko) * 1997-05-20 2005-12-05 삼성에스디아이 주식회사 플라즈마 방전 표시 소자 및 그 구동 방법
JPH1185098A (ja) * 1997-09-01 1999-03-30 Fujitsu Ltd プラズマ表示装置
FR2769115B1 (fr) * 1997-09-30 1999-12-03 Thomson Tubes Electroniques Procede de commande d'un panneau de visualisation alternatif integrant une ionisation
JP3039500B2 (ja) * 1998-01-13 2000-05-08 日本電気株式会社 プラズマディスプレイパネルの駆動方法
FR2773907B1 (fr) * 1998-01-20 2000-04-07 Thomson Tubes Electroniques Panneau a plasma bi-substrat a rendement lumineux ameliore
JP3424587B2 (ja) * 1998-06-18 2003-07-07 富士通株式会社 プラズマディスプレイパネルの駆動方法
KR100349924B1 (ko) 2000-10-13 2002-08-24 삼성에스디아이 주식회사 플라즈마 표시패널의 구동방법
US6762566B1 (en) 2000-10-27 2004-07-13 Science Applications International Corporation Micro-component for use in a light-emitting panel
US6612889B1 (en) 2000-10-27 2003-09-02 Science Applications International Corporation Method for making a light-emitting panel
US6620012B1 (en) 2000-10-27 2003-09-16 Science Applications International Corporation Method for testing a light-emitting panel and the components therein
US6935913B2 (en) * 2000-10-27 2005-08-30 Science Applications International Corporation Method for on-line testing of a light emitting panel
US7288014B1 (en) 2000-10-27 2007-10-30 Science Applications International Corporation Design, fabrication, testing, and conditioning of micro-components for use in a light-emitting panel
US6570335B1 (en) * 2000-10-27 2003-05-27 Science Applications International Corporation Method and system for energizing a micro-component in a light-emitting panel
US6764367B2 (en) * 2000-10-27 2004-07-20 Science Applications International Corporation Liquid manufacturing processes for panel layer fabrication
US6796867B2 (en) * 2000-10-27 2004-09-28 Science Applications International Corporation Use of printing and other technology for micro-component placement
US6545422B1 (en) * 2000-10-27 2003-04-08 Science Applications International Corporation Socket for use with a micro-component in a light-emitting panel
US6822626B2 (en) 2000-10-27 2004-11-23 Science Applications International Corporation Design, fabrication, testing, and conditioning of micro-components for use in a light-emitting panel
US6801001B2 (en) * 2000-10-27 2004-10-05 Science Applications International Corporation Method and apparatus for addressing micro-components in a plasma display panel
US20050189164A1 (en) * 2004-02-26 2005-09-01 Chang Chi L. Speaker enclosure having outer flared tube

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4638218A (en) * 1983-08-24 1987-01-20 Fujitsu Limited Gas discharge panel and method for driving the same
EP0149381B1 (de) * 1983-12-09 1995-08-02 Fujitsu Limited Verfahren zur Steuerung einer Gasentladungsanzeigevorrichtung
EP0157248B1 (de) * 1984-03-19 1992-06-03 Fujitsu Limited Verfahren zur Steuerung einer Gasentladungsanzeigevorrichtung
US4683470A (en) * 1985-03-05 1987-07-28 International Business Machines Corporation Video mode plasma panel display
US4924218A (en) * 1985-10-15 1990-05-08 The Board Of Trustees Of The University Of Illinois Independent sustain and address plasma display panel
US4866349A (en) * 1986-09-25 1989-09-12 The Board Of Trustees Of The University Of Illinois Power efficient sustain drivers and address drivers for plasma panel
DE3689233D1 (de) * 1986-11-04 1993-12-02 Univ Illinois Plasmaanzeigetafel mit unabhängigen Schaltungen für Entladungsschaltung und Adressierung.
FR2611295B1 (fr) * 1987-02-20 1989-04-07 Thomson Csf Panneau a plasma a quatre electrodes par point elementaire d'image et procede de commande d'un tel panneau a plasma

Also Published As

Publication number Publication date
FR2635902B1 (fr) 1990-10-12
DE68907533D1 (de) 1993-08-19
DE68907533T2 (de) 1994-02-03
FR2635902A1 (fr) 1990-03-02
US5030888A (en) 1991-07-09
EP0356313A1 (de) 1990-02-28

Similar Documents

Publication Publication Date Title
EP0356313B1 (de) Verfahren zur sehr schnellen Ansteuerung einer wechselspannungsbetriebenen Plasmaanzeigetafel mit koplanarer Unterstützung durch halbselektive Adressierung und selektive Adressierung
EP0357485B1 (de) Zeile-pro-Zeile-Ansteuerverfahren einer Plasmaanzeigetafel vom wechselspannungsbetriebenen Typ mit koplanarer Unterstützung
EP0404645B1 (de) Plasma-Anzeigetafel mit abgegrenzten Entladungsbereichen
FR2709375A1 (fr) Dispositif d'affichage d'images et circuit de commande associé.
EP0361992B1 (de) Plasma-Anzeigeplatte mit modifizierter Adressierbarkeit
FR2755784A1 (fr) Procede de pilotage d'un panneau d'affichage dans un plasma
FR2772502A1 (fr) Procede de compensation des differences de remanence des luminophores dans un ecran de visualisation d'images
FR2811127A1 (fr) Dispositif d'affichage a plasma et procede de pilotage de celui-ci
EP0457638A1 (de) Verfahren zur Regelung der Helligkeit von Bildschirmen
EP1407443B1 (de) Verfahren zum antreiben einer oberflächenentladetyp-plasmaanzeigetafel mit triadeelektroden
EP0951711B1 (de) Verfahren zur adressierungsansteurung einer wechselstromplasmaanzeigetafel
EP0747875B1 (de) Steuerverfahren für eine flache Anzeigetafel
EP0337833A1 (de) Punkt für Punkt Ansteuermethode für einen Plasma-Anzeiger
EP1018107B1 (de) Wechselstromplasmaanzeigetafel mit initialentladung und ansteuerungsverfahren
EP1131810B1 (de) Adressierverfahren und plasmaanzeige basierend auf separaten gerade und ungerade numerierten linienadressen
EP1479062A1 (de) Einrichtung zür stromversorgung und steuerung einer plasmaanzeigetafel mit transformatoren
EP1147538B1 (de) Verfahren zur steuerung einer struktur mit einer elektronen-feldemissionsquelle
EP0793212B1 (de) Steuerverfahren für eine Bildanzeigetafel mit Halbtönen und Anzeigeeinrichtung zur Durchführung dieses Verfahrens
FR2795218A1 (fr) Procede d'adressage d'un panneau de visualisation a effet memoire
FR2790861A1 (fr) Dispositif d'attaque pour dispositif luminescent a emission par effet de champ
WO1997028526A1 (fr) Procede de commande d'un panneau de visualisation et dispositif de visualisation utilsant ce procede
EP0376829A1 (de) Plasma-Panelanzeigevorrichtung mit niedriger Auflösung
FR2654244A1 (fr) Procede et dispositif d'adressage a grande vitesse pour l'entretien et l'adressage independants de panneaux d'affichage a plasma.
EP0457637A1 (de) Verfahren zur Luminanzsteuerung einer wechselspannungsbetriebenen Plasmaanzeigetafel
FR2805918A1 (fr) Procede de commande d'un panneau d'affichage au plasma

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB NL

17P Request for examination filed

Effective date: 19900504

17Q First examination report despatched

Effective date: 19920331

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL

REF Corresponds to:

Ref document number: 68907533

Country of ref document: DE

Date of ref document: 19930819

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 19930913

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: THOMSON-CSF

NLT2 Nl: modifications (of names), taken from the european patent patent bulletin

Owner name: THOMSON-CSF TE PARIJS, FRANKRIJK.

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: FR

Ref legal event code: CL

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19990719

Year of fee payment: 11

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010301

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20010301

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20040712

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20040811

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20040816

Year of fee payment: 16

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050811

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060301

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20050811

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060428

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20060428