EP0350771A3 - Cellule de mémoire morte effaçable et programmable électriquement ayant une fenêtre pour effet tunnel auto-alignée - Google Patents

Cellule de mémoire morte effaçable et programmable électriquement ayant une fenêtre pour effet tunnel auto-alignée Download PDF

Info

Publication number
EP0350771A3
EP0350771A3 EP19890112200 EP89112200A EP0350771A3 EP 0350771 A3 EP0350771 A3 EP 0350771A3 EP 19890112200 EP19890112200 EP 19890112200 EP 89112200 A EP89112200 A EP 89112200A EP 0350771 A3 EP0350771 A3 EP 0350771A3
Authority
EP
European Patent Office
Prior art keywords
tunnel window
electrically
gate
floating
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP19890112200
Other languages
German (de)
English (en)
Other versions
EP0350771A2 (fr
EP0350771B1 (fr
Inventor
Manzur Gill
Sung Wei Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of EP0350771A2 publication Critical patent/EP0350771A2/fr
Publication of EP0350771A3 publication Critical patent/EP0350771A3/fr
Application granted granted Critical
Publication of EP0350771B1 publication Critical patent/EP0350771B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881—Programmable transistors with only two possible levels of programmation
    • H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
EP89112200A 1988-07-15 1989-07-04 Cellule de mémoire morte effaçable et programmable électriquement ayant une fenêtre pour effet tunnel auto-alignée Expired - Lifetime EP0350771B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US21952988A 1988-07-15 1988-07-15
US219529 1988-07-15

Publications (3)

Publication Number Publication Date
EP0350771A2 EP0350771A2 (fr) 1990-01-17
EP0350771A3 true EP0350771A3 (fr) 1992-09-02
EP0350771B1 EP0350771B1 (fr) 1994-10-12

Family

ID=22819640

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89112200A Expired - Lifetime EP0350771B1 (fr) 1988-07-15 1989-07-04 Cellule de mémoire morte effaçable et programmable électriquement ayant une fenêtre pour effet tunnel auto-alignée

Country Status (4)

Country Link
EP (1) EP0350771B1 (fr)
JP (1) JP2810708B2 (fr)
KR (1) KR0139806B1 (fr)
DE (1) DE68918771T2 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1252214B (it) * 1991-12-13 1995-06-05 Sgs Thomson Microelectronics Procedimento per la definizione di porzioni di ossido sottile particolarmente per celle di memoria a sola lettura programmabili e cancellabile elettricamente.
JP5415135B2 (ja) * 2009-04-16 2014-02-12 株式会社東芝 不揮発性半導体記憶装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0105802A2 (fr) * 1982-09-30 1984-04-18 Fairchild Semiconductor Corporation Mémoire morte programmable
US4466174A (en) * 1981-12-28 1984-08-21 Texas Instruments Incorporated Method for fabricating MESFET device using a double LOCOS process
WO1985001146A1 (fr) * 1983-08-29 1985-03-14 Seeq Technology, Inc. Cellule memoire mos a porte flottante et son procede de fabrication
EP0308316A1 (fr) * 1987-09-18 1989-03-22 STMicroelectronics S.A. Procédé d'auto-alignement des grilles flottantes de transistors à grille flottante d'une mémoire non volatile et mémoire obtenue selon ce procédé

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4466174A (en) * 1981-12-28 1984-08-21 Texas Instruments Incorporated Method for fabricating MESFET device using a double LOCOS process
EP0105802A2 (fr) * 1982-09-30 1984-04-18 Fairchild Semiconductor Corporation Mémoire morte programmable
WO1985001146A1 (fr) * 1983-08-29 1985-03-14 Seeq Technology, Inc. Cellule memoire mos a porte flottante et son procede de fabrication
EP0308316A1 (fr) * 1987-09-18 1989-03-22 STMicroelectronics S.A. Procédé d'auto-alignement des grilles flottantes de transistors à grille flottante d'une mémoire non volatile et mémoire obtenue selon ce procédé

Also Published As

Publication number Publication date
KR900002313A (ko) 1990-02-28
DE68918771T2 (de) 1995-02-16
EP0350771A2 (fr) 1990-01-17
JPH02161778A (ja) 1990-06-21
DE68918771D1 (de) 1994-11-17
EP0350771B1 (fr) 1994-10-12
JP2810708B2 (ja) 1998-10-15
KR0139806B1 (ko) 1998-07-15

Similar Documents

Publication Publication Date Title
US4935790A (en) EEPROM memory cell with a single level of polysilicon programmable and erasable bit by bit
EP0933821A3 (fr) Cellule mémoire FLASH EEPROM mono-transistor basse tension programmable et éffaçable selon le procédé Fowler-Nordheim
KR100279568B1 (ko) 병합된 트랜지스터 및 최적의 면적을 갖는 전기적으로 재프로그램 가능한 전기적으로 프로그램가능한 판독전용 메모리 셀
US5212541A (en) Contactless, 5v, high speed eprom/flash eprom array utilizing cells programmed using source side injection
US5674768A (en) Method of making flash EEPROM cell having first and second floating gates
DE69610062D1 (de) Nichtflüchtige PMOS-Speicheranordnung mit einer einzigen Polysiliziumschicht
US4558344A (en) Electrically-programmable and electrically-erasable MOS memory device
EP0320231A3 (fr) Mémoire effaçable programmable
TW285777B (en) PMOS flash EEPROM cell with single poly
EP0777902B1 (fr) Memoire eeprom ayant une epaisseur dielectrique non uniforme
EP0100572B1 (fr) Cellule de type PROM électriquement effaçable
TW360980B (en) Single transistor EEPROM memory device
KR940001425A (ko) 신규한 플로그래밍 수단을 갖는 고밀도 "전기적으로 소거 가능하고 프로그램 가능한 판독 전용 메모리(eeprom)"셀 어레이 및 이를 제조하는 방법
EP0762429A3 (fr) Procédé de programmation d'une cellule de mémoire EEPROM flash, optimisée pour basse consommation et procédé d'effacement de ladite cellule
EP0558404A3 (fr) Mémoire à transistor unique électriquement programmable du type flash
WO1983003167A1 (fr) Dispositif de memoire remanente a porte flottante et modifiable electriquement
US4479203A (en) Electrically erasable programmable read only memory cell
WO1992013349A1 (fr) Architecture d'eeprom a transistor unique
CA2107676A1 (fr) Memoire monotransistor a remanence modifiable electriquement
US5625213A (en) Top floating-gate flash EEPROM structure
US5045491A (en) Method of making a nonvolatile memory array having cells with separate program and erase regions
US5723888A (en) Non-volatile semiconductor memory device
US20040079972A1 (en) Flash EEPROM unit cell and memory array architecture including the same
EP0368097A3 (fr) Matrice de mémoires à porte flottante croisée sans contacts ayant des lignes de bit enterrées en siliciure
US6821850B2 (en) Method of manufacturing a multi-level flash EEPROM cell

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19930301

17Q First examination report despatched

Effective date: 19931124

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT NL

ITF It: translation for a ep patent filed
REF Corresponds to:

Ref document number: 68918771

Country of ref document: DE

Date of ref document: 19941117

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20060614

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20060616

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20060705

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20060731

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20070731

Year of fee payment: 19

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20070704

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20080201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080201

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070704

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20080331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090203

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070704