EP0294476A1 - N-bit-summenübertragsakkumulator - Google Patents

N-bit-summenübertragsakkumulator

Info

Publication number
EP0294476A1
EP0294476A1 EP88901742A EP88901742A EP0294476A1 EP 0294476 A1 EP0294476 A1 EP 0294476A1 EP 88901742 A EP88901742 A EP 88901742A EP 88901742 A EP88901742 A EP 88901742A EP 0294476 A1 EP0294476 A1 EP 0294476A1
Authority
EP
European Patent Office
Prior art keywords
carry
input
output
register
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP88901742A
Other languages
English (en)
French (fr)
Inventor
Iradj Shahriary
Victor S. Reinhardt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Publication of EP0294476A1 publication Critical patent/EP0294476A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G06F7/5095—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/68—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using pulse rate multipliers or dividers pulse rate multipliers or dividers per se

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
EP88901742A 1986-12-30 1987-12-07 N-bit-summenübertragsakkumulator Withdrawn EP0294476A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US947786 1978-10-02
US94778686A 1986-12-30 1986-12-30

Publications (1)

Publication Number Publication Date
EP0294476A1 true EP0294476A1 (de) 1988-12-14

Family

ID=25486767

Family Applications (1)

Application Number Title Priority Date Filing Date
EP88901742A Withdrawn EP0294476A1 (de) 1986-12-30 1987-12-07 N-bit-summenübertragsakkumulator

Country Status (5)

Country Link
EP (1) EP0294476A1 (de)
JP (1) JPH01501905A (de)
KR (1) KR890700243A (de)
IL (1) IL84822A0 (de)
WO (1) WO1988005189A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20050088506A (ko) 2004-03-02 2005-09-07 삼성전자주식회사 다중 세정도를 지원하는 확장형 몽고메리 모듈러 곱셈기

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1549552A1 (de) * 1967-07-19 1971-03-04 Telefunken Patent Anordnung zum Erzeugen einer Folge elektrischer Impulse vorwaehlbarer Anzahl pro Zeiteinheit
GB2161963B (en) * 1984-07-18 1988-02-03 Marconi Co Ltd Accumulator

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8805189A1 *

Also Published As

Publication number Publication date
JPH01501905A (ja) 1989-06-29
IL84822A0 (en) 1988-06-30
WO1988005189A1 (en) 1988-07-14
KR890700243A (ko) 1989-03-10

Similar Documents

Publication Publication Date Title
EP0329381B1 (de) Unterabtastungsgerät für Datenproben
US4215416A (en) Integrated multiplier-accumulator circuit with preloadable accumulator register
US4031476A (en) Non-integer frequency divider having controllable error
US3548328A (en) Digital fm discriminator
RU2058659C1 (ru) Цифровой синтезатор частот
US4774686A (en) Serial digital signal processing circuitry
US5864492A (en) Randomized digital waveshape samples from a look up table
Premkumar et al. Improved memoryless RNS forward converter based on the periodicity of residues
US6127863A (en) Efficient fractional divider
CA1070430A (en) Method and apparatus for generating digital dual frequency signals
EP0064590B1 (de) Hochgeschwindigkeitsbinärzähler
EP0294476A1 (de) N-bit-summenübertragsakkumulator
US4124898A (en) Programmable clock
US3716843A (en) Modular signal processor
WO1988005189A2 (en) N-bit sum-carry accumulator
US3845290A (en) Decimal-to-binary converter
Epstein An equational axiomatization for the disjoint system of Post algebras
US5258945A (en) Method and apparatus for generating multiples of BCD number
US3372377A (en) Data processing system
US4399549A (en) Odd number frequency division with symmetrical output
US5777907A (en) Processor for selectively performing multiplication/division
SU1667059A2 (ru) Устройство дл умножени двух чисел
SU928344A1 (ru) Устройство дл делени
US3657635A (en) Digital phase shift frequency synthesizer
RU2251144C1 (ru) Устройство для умножения чисел в коде "1 из 4"

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19880831

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT

17Q First examination report despatched

Effective date: 19900704

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19901115