EP0203357A2 - Apparatus for substituting a memory in a motor vehicle control system - Google Patents

Apparatus for substituting a memory in a motor vehicle control system Download PDF

Info

Publication number
EP0203357A2
EP0203357A2 EP86105524A EP86105524A EP0203357A2 EP 0203357 A2 EP0203357 A2 EP 0203357A2 EP 86105524 A EP86105524 A EP 86105524A EP 86105524 A EP86105524 A EP 86105524A EP 0203357 A2 EP0203357 A2 EP 0203357A2
Authority
EP
European Patent Office
Prior art keywords
data memory
memory
data
microcomputer
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP86105524A
Other languages
German (de)
French (fr)
Other versions
EP0203357A3 (en
EP0203357B1 (en
Inventor
Herbert Dipl.-Ing. Arnold (Fh)
Michael Dipl.-Ing. Horbelt (Fh)
Werner Dipl.-Ing. Jundt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of EP0203357A2 publication Critical patent/EP0203357A2/en
Publication of EP0203357A3 publication Critical patent/EP0203357A3/en
Application granted granted Critical
Publication of EP0203357B1 publication Critical patent/EP0203357B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F02COMBUSTION ENGINES; HOT-GAS OR COMBUSTION-PRODUCT ENGINE PLANTS
    • F02DCONTROLLING COMBUSTION ENGINES
    • F02D41/00Electrical control of supply of combustible mixture or its constituents
    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F02COMBUSTION ENGINES; HOT-GAS OR COMBUSTION-PRODUCT ENGINE PLANTS
    • F02DCONTROLLING COMBUSTION ENGINES
    • F02D41/00Electrical control of supply of combustible mixture or its constituents
    • F02D41/24Electrical control of supply of combustible mixture or its constituents characterised by the use of digital means
    • F02D41/2406Electrical control of supply of combustible mixture or its constituents characterised by the use of digital means using essentially read only memories
    • F02D41/2425Particular ways of programming the data

Definitions

  • the invention is based on a method and a device for replacing a data memory according to the categories of the two independent claims.
  • hybrid circuits allow a small design, high mechanical strength due to low inertial forces, and high long-term reliability due to the lack of susceptible plug contacts.
  • Hybrid circuits of this type are therefore increasingly being used not only in control devices for aircraft, but also in those for motor vehicles, since in the latter there are very large temperature fluctuations and high mechanical stresses - e.g. under vibration - occur and can be mastered.
  • the disadvantage is that when processing such unpacked PROM IC chips, the programming can only take place when the chips are completely assembled and connected. This means that error-free or faulty programming can only take place after the completion of a corresponding computer as a hybrid circuit be determined. Since it is not economical or not possible at all to replace faulty chips, the entire hybrid circuit becomes a waste if there is a fault on a PROM chip as a data carrier.
  • the invention has for its object to provide a method, an apparatus and a circuit arrangement which make it possible in a simple manner to reduce the rejects of corresponding hybrid computer circuits due to errors or incorrect programming of PROM chips.
  • the invention has the advantage that a PROM memory which is faulty or loaded with data that is no longer up-to-date and is mounted as a chip in a hybrid circuit is shut down in a simple manner and its function is provided by a PROM memory that can be added in a conventional housing packaging can be taken over.
  • the hybrid circuit, or a circuit board connected to the hybrid circuit has a base for accommodating such a conventional PROM memory and further components in order to enable a clear association between the activated PROM memory and the computer.
  • a corresponding computer can be integrated together with other function modules in one and the same hybrid circuit and these can be produced inexpensively using commercially available PROM memory chips, with rejects due to faulty PROM chips being avoided.
  • each hybrid circuit can be retrospectively provided with a new data record by adding a correspondingly programmed and tested PROM or ROM memory in a conventional version.
  • the address outputs 2 of a microcomputer 1 are connected via decoupling resistors 3 to the address inputs 4 of a PROM memory 5 in chip form.
  • data inputs 6 of the microcomputer 1 are connected to data outputs 7 of the PROM memory 5 in chip form.
  • the address outputs 2 of the microcomputer 1 are connected to connections 8 of a plug-in base 9, which with address inputs of a similar, conventionally known as a discrete half are packed in the conductor module and can be inserted into this plug-in PROM memory 16.
  • connection 11 of the PROM memory 5 in chip form with a high or low potential allows the activation or deactivation of the PROM memory 5 in chip form.
  • connection 11 is connected on the one hand via a resistor 13 to a supply voltage terminal 14, and on the other hand via a disconnectable bridge 12 with ground potential 15.
  • the corresponding connection 17 of the plug base 9, via which the conventional PROM memory 16 can be activated or deactivated, is, for example, permanently connected to ground potential 15 in order to activate a conventional PROM memory 16 inserted in the plug base 9.
  • the microcomputer 1 corresponds to the PROM memory 5 in chip form, as long as the separable bridge 12 is closed and thus the connection 11 of the PROM memory 5 in chip form is connected to ground potential.
  • the plug-in base 9 is not equipped with a PROM memory in a conventional design.
  • the resistance values of the decoupling resistors 3 are dimensioned such that, on the one hand, no inadmissible falsifications of logic signal levels can occur at the address inputs 4 of the PROM memory 5 in chip form, and that, on the other hand, when the PROM memory 5 in chip form is shut down, there is no undue burden on the corresponding address inputs of the in the socket 9 used PROM memory 16 occurs in a conventional design.
  • the PROM memory 16 inserted into the plug-in base 9 it is only necessary to disconnect the separable bridge 12, so that the terminal 11 of the PROM memory 5 in chip form is then connected to supply voltage terminal potential 14 via the resistor 13 with the effect that the PROM memory 5 no longer outputs data signals at its data outputs 7 in chip form to address signals at its address inputs 4.
  • the PROM memory 16 inserted into the plug base 9 is activated by connecting the corresponding connection of the PROM memory 16 inserted into the plug base 9 in a conventional design with a fixed connection of the corresponding connection 17 of the plug base 9 to ground potential. In this way, the PROM memory 16 in a conventional design can be addressed by the microcomputer 1 in chip form without disruptive repercussions from the shutdown PROM memory 5.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Combustion & Propulsion (AREA)
  • Mechanical Engineering (AREA)
  • General Engineering & Computer Science (AREA)
  • Read Only Memory (AREA)
  • Combined Controls Of Internal Combustion Engines (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Abstract

Es wird ein Verfahren und eine Vorrichtung beschrieben, die es erlauben, daß ein in Chipform eingesetzter Datenspeicher (5) als Bestandteil eines in Hybridtechnik realisierten Mikrorechners (1) durch einen zurüstbaren gleichartigen Datenspeicher in herkömmlicher IC-Bausteinausführung (16) ersetzt wird. Dazu sind bei einem konkreten Ausführungsbeispiel Entkopplungswiderstände (3) an den Adresseingängen (4) des in Chipform eingesetzten Datenspeichers (5) sowie ein auftrennbarer Strompfad (12) zur Veränderung des logischen Potentials an einen Aktivierungs-Deaktivierungs-Eingang (11) des in Chipform eingesetzten Datenspeichers (5) sowie eine fest verdrahtete Aktivierung des in den Stecksockel (9) einsetzbaren Datenspeichers in herkömmlicher IC-Bausteinausführung (16) vorgesehen.A method and a device are described which allow a data memory (5) used in chip form as part of a microcomputer (1) realized in hybrid technology to be replaced by a similarly equipped data memory in a conventional IC module version (16). For this purpose, in a specific exemplary embodiment there are decoupling resistors (3) at the address inputs (4) of the data memory (5) used in chip form as well as a disconnectable current path (12) for changing the logical potential at an activation / deactivation input (11) of the chip form Data memory (5) and a hard-wired activation of the data memory usable in the plug-in base (9) are provided in a conventional IC module version (16).

Description

Stand der TechnikState of the art

Die Erfindung geht aus von einem Verfahren und einer Vorrichtung zum Ersatz eines Datenspeichers nach den Gattungen der beiden unabhängigen Ansprüche.The invention is based on a method and a device for replacing a data memory according to the categories of the two independent claims.

Aus der Veröffentlichung "Bosch Technische Berichte" Band 5 (1977), Heft 5/6, Seite 253, ist es bekannt, in elektronischen Zündanlagen einen Rechner vorzusehen, der als Eingangssignale Motordrehzahl, Motorlast sowie verschiedene Schaltsignale verarbeitet. Der Rechner ermittelt beispielsweise Zündzeitpunkt, Stromflußzeit und Drehzahlschwellen. Kraftfahrzeugspezifische Daten sind dabei in einem besonderen, einmal programmierbaren Speicher (sogenannter PROM-Speicher) abgelegt, der vom Rechner abgefragt wird.From the publication "Bosch Technical Reports" Volume 5 (1977), No. 5/6, page 253, it is known to provide a computer in electronic ignition systems that processes engine speed, engine load and various switching signals as input signals. The computer determines, for example, ignition timing, current flow time and speed thresholds. Motor vehicle-specific data are stored in a special, once programmable memory (so-called PROM memory), which is queried by the computer.

Darüber hinaus ist es allgemein bekannt, bei der körperlichen Realisierung solcher Rechner integrierte Schaltkreise in besondere, dafür vorgesehene Kontaktsockel einzusetzen, so daß z.B. der Austausch eines zunächst beliebig oft löschbaren Speichers (sogenannter EPROM-Speicher) durch einen nicht löschbaren PROM-Speicher leicht möglich ist, sobald sich z.B. ein Datensatz im löschbaren EPROM-Speicher als brauchbar für eine endgültige Festlegung in einem nicht löschbaren PROM-Speicher erwiesen hat, oder daß ein bestimmter PROM-Speicher nachträglich noch ausgetauscht werden kann, sei es wegen eines Defekts oder wegen des Wunsches nach Abänderung eines einmal festgelegten Datensatzes.In addition, it is generally known in the physical implementation of such computers to integrate integrated circuits into special contact sockets provided for this purpose add so that, for example, the replacement of an initially erasable memory (so-called EPROM memory) with a non-erasable PROM memory is easily possible, as soon as, for example, a data record in the erasable EPROM memory is useful for a final determination in a non-erasable one PROM memory has proven, or that a certain PROM memory can still be replaced afterwards, be it because of a defect or because of the desire to change a previously defined data record.

Es ist weiter bekannt, entsprechende Rechneranordnungen in sogenannter Hybridteehnik herzustellen, bei der unverpackte IC-Chips auf einem keramikartigen Substratmaterial aufgebracht und Anschlußverbindungen mit z.B. in Dickfilmtechnik hergestellten Leiterbahnen auf dem Substratmaterial durch Bond-Drähte hergestellt werden. Solche Ausbildungen - genannt Hybridschaltungen - erlauben eine kleine Bauweise, durch geringe Massenträgheitskräfte eine hohe mechanische Beanspruchbarkeit, und durch Fehlen anfälliger Steckkontakte eine hohe Dauerzuverlässigkeit. In zunehmendem Maße finden solche Hybridschaltungen daher nicht nur Anwendung in Steuerungsgeräten für Luftfahrzeuge, sondern auch in solchen für Kraftfahrzeuge, da in letzteren sehr große Temperaturschwankungen und hohe mechanische Beanspruchungen - z.B. unter Vibration - auftreten und zu beherrschen sind.It is also known to produce corresponding computer arrangements in so-called hybrid technology, in which unpackaged IC chips are applied to a ceramic-like substrate material and connection connections with e.g. conductor tracks produced in thick film technology can be produced on the substrate material by means of bond wires. Such designs - called hybrid circuits - allow a small design, high mechanical strength due to low inertial forces, and high long-term reliability due to the lack of susceptible plug contacts. Hybrid circuits of this type are therefore increasingly being used not only in control devices for aircraft, but also in those for motor vehicles, since in the latter there are very large temperature fluctuations and high mechanical stresses - e.g. under vibration - occur and can be mastered.

Nachteilig ist, daß bei der Verarbeitung solcherart unverpackter PROM-IC-Chips die Programmierung erst erfolgen kann, wenn die Chips fertig montiert und angeschlossen sind. Damit kann auch eine fehlerfreie oder fehlerhafte Programmierung erst nach Fertigstellung eines entsprechenden Rechners als Hybridschaltung festgestellt werden. Da ein Auswechseln fehlerhafter Chips nicht wirtschaftlich oder überhaupt nicht möglich ist, wird bei Vorliegen eines Fehlers an einem PROM-Chip als Datenträger die gesamte Hybridschaltung zu Ausschuß.The disadvantage is that when processing such unpacked PROM IC chips, the programming can only take place when the chips are completely assembled and connected. This means that error-free or faulty programming can only take place after the completion of a corresponding computer as a hybrid circuit be determined. Since it is not economical or not possible at all to replace faulty chips, the entire hybrid circuit becomes a waste if there is a fault on a PROM chip as a data carrier.

Vorteile der ErfindungAdvantages of the invention

Der Erfindung liegt die Aufgabe zugrunde, ein Verfahren, eine Vorrichtung und eine Schaltungsanordnung zu schaffen, die es in einfacher Weise ermöglichen, den Ausschuß entsprechender hybrid ausgeführter Rechnerschaltungen aufgrund Fehler oder fehlerhafter Programmierung von PROM-Chips zu verringern.The invention has for its object to provide a method, an apparatus and a circuit arrangement which make it possible in a simple manner to reduce the rejects of corresponding hybrid computer circuits due to errors or incorrect programming of PROM chips.

Außerdem soll eine Möglichkeit geschaffen werden, notwendigenfalls nachträglich Datensätze auch dann auszutauschen, wenn diese ursprünglich in einem hybrid verarbeiteten PROM-Speicher abgelegt sind, ohne daß deshalb z.B. eine hochintegrierte Hybridschaltung, die außer einem solchen Rechner auch noch eine Vielzahl weiterer Funktionsbausteine beinhalten kann, ausgetauscht und weggeworfen werden muß.In addition, a possibility is to be created, if necessary, of subsequently exchanging data records even if they were originally stored in a hybrid-processed PROM memory without, for example, a highly integrated hybrid circuit, which in addition to such a computer can also contain a large number of other function blocks, must be replaced and discarded.

Die Aufgabe wird durch ein Verfahren und eine Vorrichtung bzw. eine Schaltungsanordnung mit den Merkmalen der Hauptansprüche gelöst.The object is achieved by a method and a device or a circuit arrangement with the features of the main claims.

Die Erfindung weist den Vorteil auf, daß ein fehlerbehafteter oder aber mit nicht mehr aktuellen Daten geladener, als Chip in einer Hybridschaltung montierter PROM-Speicher auf einfache Weise stillgelegt und dessen Funktion von einem zurüstbaren PROM-Speicher in herkömmlicher Gehäuseverpackung übernommen werden kann. Zu diesem Zweck weist die Hybridschaltung, bzw. eine mit der Hybridschaltung verbundene Leiterplatte einen Sockel zur Aufnahme eines solchen herkömmlichen PROM-Speichers sowie weitere Bauelemente auf, um eine eindeutige Zuordnung zwischen dem jeweils aktivierten PROM-Speicher und dem Rechner zu ermöglichen. Dadurch kann ein entsprechender Rechner zusammen mit weiteren Funktionsbausteinen in ein und derselben Hybridschaltung integriert und diese unter Verwendung handelsüblicher PROM-Speicher-Chips kostengünstig hergestellt werden, wobei Ausschuß zufolge fehlerhafter PROM-Chips vermieden wird. Außerdem kann jede Hybridschaltung nachträglich mit einem neuen Datensatz versehen werden, indem ein entsprechend programmierter und geprüfter PROM- oder ROM-Speicher in herkömmlicher Ausführung zugerüstet wird.The invention has the advantage that a PROM memory which is faulty or loaded with data that is no longer up-to-date and is mounted as a chip in a hybrid circuit is shut down in a simple manner and its function is provided by a PROM memory that can be added in a conventional housing packaging can be taken over. For this purpose, the hybrid circuit, or a circuit board connected to the hybrid circuit, has a base for accommodating such a conventional PROM memory and further components in order to enable a clear association between the activated PROM memory and the computer. As a result, a corresponding computer can be integrated together with other function modules in one and the same hybrid circuit and these can be produced inexpensively using commercially available PROM memory chips, with rejects due to faulty PROM chips being avoided. In addition, each hybrid circuit can be retrospectively provided with a new data record by adding a correspondingly programmed and tested PROM or ROM memory in a conventional version.

Zeichnungdrawing

In der einzigen Figur der Zeichnung ist in schematischer Blockdarstellung ein Ausführungsbeispiel der Erfindung veranschaulicht, das nachfolgend näher erläutert wird.In the single figure of the drawing, an embodiment of the invention is illustrated in a schematic block diagram, which is explained in more detail below.

Beschreibung des AusführungsbeispielsDescription of the embodiment

Die Adressausgänge 2 eines Mikrorechners 1 sind über Entkopplungswiderstände 3 mit den Adresseingängen 4 eines PROM-Speichers 5 in Chipform verbunden. Analog sind Dateneingänge 6 des Mikrorechners 1 mit Datenausgängen 7 des PROM-Speichers 5 in Chipform verbunden. Gleichzeitig sind die Adressausgänge 2 des Mikrorechners 1 an Anschlüsse 8 eines Stecksockels 9 geführt, die mit Adresseingängen eines gleichartigen, herkömmlich als diskreter Halbleiterbaustein verpackten und in diesen Stecksockel einsetzbaren PROM-Speichers 16 verbindbar sind. Analog sind die Dateneingänge 6 des Mikrorechners 1 an Anschlüsse 10 des Stecksockels 9 geführt, die mit Datenausgängen des herkömmlich ausgeführten und in den Stecksockel 9 einsetzbaren PROM-Speichers 16 verbindbar sind. Eine Beschaltung des Anschlusses 11 des PROM-Speichers 5 in Chipform mit einem hohen bzw. niedrigen Potential erlaubt die Aktivierung bzw. Deaktivierung des PROM-Speichers 5 in Chipform. Der Anschluß 11 ist zu diesem Zweck zum einen über einen Widerstand 13 mit einer Versorgungsspannungsklemme 14, zum anderen über eine auftrennbare Brücke 12 mit Massepotential 15 verbunden. Der entsprechende Anschluß 17 des Stecksockels 9, über den der herkömmliche PROM-Speicher 16 aktiviert bzw. deaktiviert werden kann, ist zur Aktivierung eines in den Stecksockel 9 eingesetzten, herkömmlichen PROM-Speicher 16 beispielhaft fest mit Massepotential 15 verbunden.The address outputs 2 of a microcomputer 1 are connected via decoupling resistors 3 to the address inputs 4 of a PROM memory 5 in chip form. Analogously, data inputs 6 of the microcomputer 1 are connected to data outputs 7 of the PROM memory 5 in chip form. At the same time, the address outputs 2 of the microcomputer 1 are connected to connections 8 of a plug-in base 9, which with address inputs of a similar, conventionally known as a discrete half are packed in the conductor module and can be inserted into this plug-in PROM memory 16. Analogously, the data inputs 6 of the microcomputer 1 are connected to connections 10 of the plug-in base 9, which can be connected to data outputs of the PROM memory 16, which is of a conventional design and can be inserted into the plug-in base 9. Wiring the connection 11 of the PROM memory 5 in chip form with a high or low potential allows the activation or deactivation of the PROM memory 5 in chip form. For this purpose, the connection 11 is connected on the one hand via a resistor 13 to a supply voltage terminal 14, and on the other hand via a disconnectable bridge 12 with ground potential 15. The corresponding connection 17 of the plug base 9, via which the conventional PROM memory 16 can be activated or deactivated, is, for example, permanently connected to ground potential 15 in order to activate a conventional PROM memory 16 inserted in the plug base 9.

Im Normalfall korrespondiert der Mikrorechner 1 mit dem PROM-Speicher 5 in Chipform, solange die auftrennbare Brücke 12 geschlossen ist und damit der Anschluß 11 des PROM-Speichers 5 in Chipform an Massepotential liegt. Der Stecksockel 9 ist in diesem Fall nicht mit einem PROM-Speicher in herkömmlicher Bauform bestückt. Die Widerstandswerte der Entkopplungswiderstände 3 sind so bemessen, daß einerseits an den Adresseingängen 4 des PROM-Speichers 5 in Chipform keine unzulässigen Verfälschungen logischer Signalpegel auftreten können, und daß andererseits bei stillgelegten PROM-Speicher 5 in Chipform keine unzulässige Bürdebelastung der entsprechenden Adresseingänge des dann in den Stecksockel 9 eingesetzten PROM-Speichers 16 in herkömmlicher Bauform auftritt. Zur Inbetriebnahme eines solchen, in den Stecksockel 9 eingesetzten PROM-Speichers 16 ist es lediglich erforderlich, die auftrennbare Brücke 12 aufzutrennen, so daß der Anschluß 11 des PROM-Speichers 5 in Chipform dann über den Widerstand 13 auf Versorgungsspannungsklemmenpotential 14 liegt mit der Wirkung, daß der PROM-Speicher 5 in Chipform auf Adressignale an seinen Adresseingängen 4 keine Datensignale an seinen Datenausgängen 7 mehr abgibt. Indem der entsprechende Anschluß des in den Stecksockel 9 eingesetzten PROM-Speichers 16 in herkömmlicher Bauform durch feste Verbindung des entsprechenden Anschlusses 17 des Stecksockels 9 mit Massepotential verbunden ist, wird der in den Stecksockel 9 eingesetzte PROM-Speicher 16 aktiviert. Auf diese Weise kann der PROM-Speicher 16 in herkömmlicher Bauform vom Mikrorechner 1 ohne störende Rückwirkungen vom stillgelegten PROM-Speicher 5 in Chipform angesprochen werden.In the normal case, the microcomputer 1 corresponds to the PROM memory 5 in chip form, as long as the separable bridge 12 is closed and thus the connection 11 of the PROM memory 5 in chip form is connected to ground potential. In this case, the plug-in base 9 is not equipped with a PROM memory in a conventional design. The resistance values of the decoupling resistors 3 are dimensioned such that, on the one hand, no inadmissible falsifications of logic signal levels can occur at the address inputs 4 of the PROM memory 5 in chip form, and that, on the other hand, when the PROM memory 5 in chip form is shut down, there is no undue burden on the corresponding address inputs of the in the socket 9 used PROM memory 16 occurs in a conventional design. To start up such, in the PROM memory 16 inserted into the plug-in base 9, it is only necessary to disconnect the separable bridge 12, so that the terminal 11 of the PROM memory 5 in chip form is then connected to supply voltage terminal potential 14 via the resistor 13 with the effect that the PROM memory 5 no longer outputs data signals at its data outputs 7 in chip form to address signals at its address inputs 4. The PROM memory 16 inserted into the plug base 9 is activated by connecting the corresponding connection of the PROM memory 16 inserted into the plug base 9 in a conventional design with a fixed connection of the corresponding connection 17 of the plug base 9 to ground potential. In this way, the PROM memory 16 in a conventional design can be addressed by the microcomputer 1 in chip form without disruptive repercussions from the shutdown PROM memory 5.

Eine Verallgemeinerung des Ausführungsbeispiels findet . seinen Ausdruck in den Ansprüche 1 bis 5.A generalization of the exemplary embodiment takes place. its expression in claims 1 to 5.

Claims (6)

1. Verfahren zum Ersatz eines in Chipform eingesetzten Datenspeichers im Steuergerät eines Kraftfahrzeugs als Bestandteil eines in Hybridtechnik realisierten Mikrorechners, dadurch gekennzeichnet, daß der als Chip bestückte Datenspeicher (5), der über Adress- und Datenleitungen mit dem übrigen Mikrorechner (1) verbunden ist, durch entsprechende Beschaltung wenigstens eines Einganges inaktiv geschaltet wird und ein mittels eines Anschlußsockels (9) mit denselben Adress- und Datenleitungen verbindbarer Datenspeicher (16) in herkömmlicher IC-Bausteinausführung beim Einsetzen in den Anschlußsockel (9) dadurch aktiv geschaltet wird, daß durch entsprechende Festverdrahtung wenigstens eines Einganges (17) des Datenspeichers in herkömmlicher IC-Bausteinausführung über den Anschlußsockel (9) dieser Datenspeicher (16) (unmittelbar und automatisch beim Bestücken) aktiv geschaltet wird.1. A method for replacing a data memory used in chip form in the control unit of a motor vehicle as part of a microcomputer implemented in hybrid technology, characterized in that the data memory (5) equipped as a chip, which is connected to the other microcomputer (1) via address and data lines , is switched to inactive by appropriate wiring of at least one input and a data memory (16) which can be connected to the same address and data lines by means of a connection base (9) in a conventional IC module version when inserted into the connection base (9) is switched to active by corresponding Hardwiring of at least one input (17) of the data memory in a conventional IC module design via the connection base (9) of this data memory (16) is activated (immediately and automatically when populated). 2. Vorrichtung in einem elektronischen Steuergerät eines Kraftfahrzeugs in Verbindung mit einem auf einem Bauteilträger fest eingebauten Speicher einer Datenverarbeitungsanlage, dadurch gekennzeichnet daß auf dem Bauteilträger ein Ersatzsockel zur Aufnahme eines nachrüstbaren Ersatzspeichers vorgesehen ist, die Anschlüsse des Ersatzsockels denen für den fest eingebauten Speicher weitgehend entsprechen und mit ihnen verbunden sind, und Mittel vorgesehen sind, um nach Bestückung des Ersatzsockels den fest eingebauten Speicher zu deaktivieren. 2. Device in an electronic control unit of a motor vehicle in connection with a permanently installed memory of a data processing system on a component carrier, characterized in that a replacement socket for receiving a retrofittable replacement memory is provided on the component carrier, the connections of the replacement socket largely correspond to those for the permanently installed memory and associated with them, and means are provided to post Equipping the replacement socket to deactivate the permanently installed memory. 3. Vorrichtung nach Anspruch 2, dadurch gekennzeichnet, daß der Bauteilträger eine Hybridplatine ist.3. Apparatus according to claim 2, characterized in that the component carrier is a hybrid board. 4. Vorrichtung nach Anspruch 2, dadurch gekennzeichnet, daß als nachrüstbare Ersatzspeicher ROMs oder PROMs vorgesehen sind.4. The device according to claim 2, characterized in that ROMs or PROMs are provided as retrofittable spare memories. 5. Vorrichtung nach Anspruch 2, dadurch gekennzeichnet, daß die Deaktivierung des fest eingebauten Speichers mittels eines auftrennbaren Strompfades erfolgt. 5 . Device according to claim 2, characterized in that the permanently installed memory is deactivated by means of a separable current path. 6. Vorrichtung zum Ersatz eines in Chipform eingesetzten Datenspeichers im Steuergerät eines Kraftfahrzeugs als Bestandteil eines in Hybridtechnik realisierten Mikrorechners nach wenigstens einem der Ansprüche 2 bis 5, dadurch gekennzeichnet, daß die Adresseingänge (4) des als Chip bestückten Datenspeichers (5) über Entkopplungswiderstände (3) mit im wesentlichen gleichen Widerstandswerten an die Adressausgänge (2) des Mikrorechners (1) angeschlossen sind, daß die Dateneingänge (6) des Mikrorechners (1) mit den Datenausgängen (7) des als Chip bestückten Datenspeichers (5) direkt verbunden sind, daß die Adressausgänge (2) des Mikrorechners (1) an Anschlüsse (8) eines Stecksockels (9) zur Aufnahme eines entsprechenden Datenspeichers in herkömmlicher IC-Bausteinausführung (16) geführt sind, daß die Dateneingänge (6) des Mikrorechners (1) an Anschlüsse (10) dieses Stecksockels (9) zur Aufnahme eines entsprechenden Datenspeichers in herkömmlicher IC-Bausteinausführung (16) geführt sind, daß wenigstens ein Eingang (11) des als Chip bestückten Datenspeichers (5) durch Öffnen eines Strompfades in der Ausbildung einer auftrennbaren Brücke (12) an ein logisches Potential gelegt werden kann, welches eine Deaktivierung des Datenspeichers (5) zur Folge hat, und daß der Anschluß (17) des Sockels (9), der wenigstens mit einem entsprechenden Eingang des in herkömmlicher IC-Bausteinausführung in den Stecksockel (9) einsetzbaren Datenspeichers (16) verbindbar ist, an ein komplementäres logisches Potential fest angeschlossen ist.6. Device for replacing a data memory used in chip form in the control unit of a motor vehicle as part of a microcomputer implemented in hybrid technology according to at least one of claims 2 to 5, characterized in that the address inputs (4) of the data memory (5) equipped as a chip via decoupling resistors ( 3) are connected to the address outputs (2) of the microcomputer (1) with essentially the same resistance values that the data inputs (6) of the microcomputer (1) are directly connected to the data outputs (7) of the data memory (5) equipped as a chip, that the address outputs (2) of the microcomputer (1) to connections (8) of a plug-in base (9) for receiving a corresponding data memory in a conventional IC module version (16) are routed that the data inputs (6) of the microcomputer (1) to connections (10) this plug-in base (9) for accommodating a corresponding data memory in a conventional IC module design (16) that at least one input (11) of the data memory (5) equipped as a chip can be connected to a logical potential by opening a current path in the form of a separable bridge (12), which deactivates the data memory (5) As a result, and that the connection (17) of the base (9), which can be connected at least to a corresponding input of the data memory (16) which can be inserted into the plug base (9) in a conventional IC module design, is permanently connected to a complementary logical potential is.
EP86105524A 1985-05-25 1986-04-22 Apparatus for substituting a memory in a motor vehicle control system Expired - Lifetime EP0203357B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19853518964 DE3518964A1 (en) 1985-05-25 1985-05-25 METHOD AND DEVICE FOR REPLACING A DATA STORAGE IN THE CONTROL UNIT OF A MOTOR VEHICLE
DE3518964 1985-05-25

Publications (3)

Publication Number Publication Date
EP0203357A2 true EP0203357A2 (en) 1986-12-03
EP0203357A3 EP0203357A3 (en) 1988-12-28
EP0203357B1 EP0203357B1 (en) 1990-11-22

Family

ID=6271716

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86105524A Expired - Lifetime EP0203357B1 (en) 1985-05-25 1986-04-22 Apparatus for substituting a memory in a motor vehicle control system

Country Status (4)

Country Link
US (1) US4713812A (en)
EP (1) EP0203357B1 (en)
JP (1) JPS61273800A (en)
DE (2) DE3518964A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4111949A1 (en) * 1991-04-12 1992-10-15 Audi Ag Universal microprocessor for IC engine management - has coded switching of data store to match engine type

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0348449A4 (en) * 1987-11-06 1990-02-06 Invent Eng Pty Ltd User modifiable fuel injection computer.
JPH01232447A (en) * 1988-03-11 1989-09-18 Mitsubishi Electric Corp Single chip microcomputer
DE4015258C2 (en) * 1990-05-12 1999-09-09 Audi Ag Control of the injection of a gasoline engine
US5197334A (en) * 1991-06-04 1993-03-30 Schlumberger Industries, Inc. Programmable compensation of bridge circuit thermal response
US5574926A (en) * 1993-03-11 1996-11-12 Olympus Optical Co., Ltd. One-chip microcomputer system having function for substantially correcting contents of program

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3753242A (en) * 1971-12-16 1973-08-14 Honeywell Inf Systems Memory overlay system
DE3200626A1 (en) * 1981-01-12 1982-12-23 Nissan Motor Co., Ltd., Yokohama, Kanagawa METHOD FOR CHECKING WHETHER A MEMORY IS INSERTED INTO A MICROCOMPUTER SYSTEM
JPS58105475A (en) * 1981-12-17 1983-06-23 Mitsubishi Electric Corp Control storage device
US4398520A (en) * 1980-04-03 1983-08-16 Robert Bosch Gmbh Ignition and fuel injection system for multicylinder engines
GB2120410A (en) * 1982-05-19 1983-11-30 Lucas Ind Plc Control system for an internal combustion engine
JPS59177778A (en) * 1983-03-28 1984-10-08 Chino Works Ltd Electronic device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4191996A (en) * 1977-07-22 1980-03-04 Chesley Gilman D Self-configurable computer and memory system
US4346459A (en) * 1980-06-30 1982-08-24 Inmos Corporation Redundancy scheme for an MOS memory
JPS5744277A (en) * 1980-08-29 1982-03-12 Sharp Corp Information processor
US4380066A (en) * 1980-12-04 1983-04-12 Burroughs Corporation Defect tolerant memory
US4464754A (en) * 1982-03-26 1984-08-07 Rca Corporation Memory system with redundancy for error avoidance
US4464736A (en) * 1982-09-23 1984-08-07 Motorola, Inc. In-package E2 PROM redundancy

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3753242A (en) * 1971-12-16 1973-08-14 Honeywell Inf Systems Memory overlay system
US4398520A (en) * 1980-04-03 1983-08-16 Robert Bosch Gmbh Ignition and fuel injection system for multicylinder engines
DE3200626A1 (en) * 1981-01-12 1982-12-23 Nissan Motor Co., Ltd., Yokohama, Kanagawa METHOD FOR CHECKING WHETHER A MEMORY IS INSERTED INTO A MICROCOMPUTER SYSTEM
JPS58105475A (en) * 1981-12-17 1983-06-23 Mitsubishi Electric Corp Control storage device
GB2120410A (en) * 1982-05-19 1983-11-30 Lucas Ind Plc Control system for an internal combustion engine
JPS59177778A (en) * 1983-03-28 1984-10-08 Chino Works Ltd Electronic device

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN, Band 24, Nr. 1A, Juni 1981, Seite 130, New York, US; L. DOEHLE et al.: "Read-only store patch" *
PATENT ABSTRACTS OF JAPAN, Band 7, Nr. 212 (P-224)[1357], 20. September 1983; & JP-A-58 105 475 (MITSUBISHI DENKI K.K.) 23-06-1983 *
PATENT ABSTRACTS OF JAPAN, Band 9, Nr. 37 (P-335)[1760], 16. Februar 1985; & JP-A-59 177 778 (CHINO SEISAKUSHO K.K.) 08-10-1984 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4111949A1 (en) * 1991-04-12 1992-10-15 Audi Ag Universal microprocessor for IC engine management - has coded switching of data store to match engine type

Also Published As

Publication number Publication date
EP0203357A3 (en) 1988-12-28
EP0203357B1 (en) 1990-11-22
JPS61273800A (en) 1986-12-04
DE3518964A1 (en) 1986-11-27
DE3675688D1 (en) 1991-01-03
US4713812A (en) 1987-12-15

Similar Documents

Publication Publication Date Title
DE3520003C2 (en)
DE102005028184A1 (en) Drive and monitoring circuit for bridge circuit load e.g. for vehicle technology, has self-diagnosis circuit with store for electrical charge and self-diagnosis program
DE10246741B4 (en) Method and semiconductor device for matching interface devices
EP0203357A2 (en) Apparatus for substituting a memory in a motor vehicle control system
DE112019004618B4 (en) ELECTRONIC CONTROL DEVICE
DE102006017260A1 (en) Circuit inspection procedure
DE102022203866A1 (en) Communication system and layout method of a communication system
DE2534502C3 (en) Individually testable, integrated module
DE4409286C1 (en) Method detecting cause of reset in microprocessor controlled system
DE10029835C1 (en) Integrated circuit with test facility has test switch closed by applied test signal to allow test voltage to be applied to irreversible programmable switches
DE10051164B4 (en) Method for masking DQ bits
DE2505285C3 (en) Circuit arrangement for setting the information in a programmable ECL read-only memory
DE10335132B3 (en) Memory arrangement for computer system has semiconducting components on memory arrangement that can be tested and adjusted via interface in application-like and unit-specific manner
EP1745386B1 (en) Control circuit for the bus board of a computer system
EP0411594A2 (en) Circuit and method for testing the reliability of the function of a semi-conductor memory
DE2460245A1 (en) Function supervision for switching circuits - current indicator is inserted into supply circuit for low current operation
DE3544207C2 (en)
DE3215074A1 (en) ARRANGEMENT FOR ADAPTING A TEST DEVICE TO A TEST UNIT
DE4321014A1 (en) Method and circuit for protecting inputs of integrated circuits against crosstalk
DE3418364C2 (en)
DE10338677B3 (en) Method for testing a circuit unit to be tested and a test device
DE19733113B4 (en) Method for testing an electronic assembly and electronic assembly with test aid
WO2005045543A2 (en) Control device
DE19532882A1 (en) Method and device for checking a control unit
EP0591690A2 (en) Method and device for programming a non volatile memory

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR IT SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR IT SE

17P Request for examination filed

Effective date: 19890816

17Q First examination report despatched

Effective date: 19900212

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR IT SE

ET Fr: translation filed
REF Corresponds to:

Ref document number: 3675688

Country of ref document: DE

Date of ref document: 19910103

ITF It: translation for a ep patent filed

Owner name: STUDIO JAUMANN

ITTA It: last paid annual fee
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 19930316

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19940423

EUG Se: european patent has lapsed

Ref document number: 86105524.2

Effective date: 19941110

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19950413

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19950621

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19961227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19970101

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050422