EP0177889B1 - Einrichtung zum Steuern eines Kathodenstrahlanzeigegerätes - Google Patents

Einrichtung zum Steuern eines Kathodenstrahlanzeigegerätes Download PDF

Info

Publication number
EP0177889B1
EP0177889B1 EP85112487A EP85112487A EP0177889B1 EP 0177889 B1 EP0177889 B1 EP 0177889B1 EP 85112487 A EP85112487 A EP 85112487A EP 85112487 A EP85112487 A EP 85112487A EP 0177889 B1 EP0177889 B1 EP 0177889B1
Authority
EP
European Patent Office
Prior art keywords
character
graphic
clock signal
display
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP85112487A
Other languages
English (en)
French (fr)
Other versions
EP0177889A2 (de
EP0177889A3 (en
Inventor
Kiyoshi Kinoshita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of EP0177889A2 publication Critical patent/EP0177889A2/de
Publication of EP0177889A3 publication Critical patent/EP0177889A3/en
Application granted granted Critical
Publication of EP0177889B1 publication Critical patent/EP0177889B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/40—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which both a pattern determined by character code and another pattern are displayed simultaneously, or either pattern is displayed selectively, e.g. with character code memory and APA, i.e. all-points-addressable, memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/18—Timing circuits for raster scan displays

Definitions

  • the present invention relates to an improved CRT display control apparatus arranged by adding a graphic display function to a display system based on character display.
  • CRT display units have been used as computer output devices in a variety of applications, and various software tools are available. Strong demand for superposed display by using a character display function conventionally provided in the CRT display unit of this type has arisen. In order to satisfy such a demand, one graphic function method is the mosaic graphic function. However, this method does not provide satisfactory results. Therefore, a conventional character/graphic display control apparatus with a graphic display function is proposed.
  • Character display is normally controlled by a CRT controller, and graphic display, by a graphic controller.
  • a dot clock signal $DOT and a character clock signal $CHAR are used to control the display timing.
  • a character display output signal from one shift register is superposed on a graphic display output signal from the other shift register to constitute a video signal. The video signal is displayed on a CRT monitor.
  • a block corresponding to a one-character display area of character display comprises 10 dots along the horizontal direction in the graphic display mode.
  • Ten-bit pixel data must therefore be simultaneously processed.
  • hardware and software are complicated, resulting in inconvenience.
  • the aspect ratio i.e., a ratio of vertical length to horizontal length on the display screen
  • the circle is then displayed as an ellipse, resulting in poor display.
  • a display control apparatus for displaying both character data and graphic data on a single screen by using a CRT character display unit, comprising: a character pattern generator for generating a character dot pattern corresponding to one character; a graphic memory for storing graphic data; means for generating a basic clock signal; means for generating a character clock signal by frequency-dividing the basic clock signal; means for generating a character dot clock signal having a period 1/n of a period of the character clock signal so as to set a character display dot number to be n in a one-character display area along a scan direction; means for generating a graphic dot clock signal having a period 1/m of the period of the character clock signal so as to set a graphic display dot number to be m in the one-character display area along the scan direction; and means for superposing the character data on the graphic data which are generated in response to the character and graphic dot clock signals.
  • the graphic display function can be added to the conventional character display function, and the character display software is compatible even if the graphic display function is added.
  • graphic data can be processed in units of 8 bits, the software operation can be simplified, and the aspect ratio (the vertical/horizontal ratio on the display screen) can be improved.
  • Fig. 1 is a block diagram of a CRT display control apparatus according to an embodiment of the present invention.
  • a character generator 11 receives code data (CD) and a slice address (SA) and generates dot font data for character display.
  • the dot font data from the generator 11 is supplied to a shift register 12.
  • the register 12 generates serial data in accordance with a character dot clock signal ($CDOT) generated by a display control clock signal generator (DSG) 19.
  • CDOT character dot clock signal generated by a display control clock signal generator (DSG) 19.
  • DSG display control clock signal generator
  • An output from a graphic video memory 14 for storing graphic display data is supplied to a buffer register 15 for determining the graphic display timing with reference to the character display timing.
  • a character clock signal ($CHAR) is supplied from the generator 19 to the register 15.
  • An output from the register 15 is supplied to a shift register 16.
  • the register 16 converts the graphic data to serial data in accordance with a graphic dot clock signal ($GDOT) from the generator 19.
  • An OR gate 17 receives input data from the controller 13 and the register 16 and superposes the character display signal on the graphic display signal.
  • the resultant video signal is supplied to a video signal driver (DRV) 18.
  • An output from the driver 18 is supplied together with horizontal and vertical sync signals (HSYNC/VSYNC) to a display monitor.
  • An internal arrangement of the generator 19 is shown in Fig. 2.
  • Fig. 2 is a block diagram showing the internal arrangement of the generator 19 of Fig. 1.
  • a basic clock signal ($32M) from a quartz oscillator (OSC) 91 is supplied to clock input terminals (CK) of a flip-flop 92 and a shift register 100.
  • the frequency of the basic clock signal ($32M) from the oscillator 91 is divided by 2 by the flip-flop 92, and a 1/2 frequency-divided signal is supplied to a decimal counter (CNT) 93 and the register 12 of Fig. 1.
  • Outputs Q3 and Q2 from the counter 93 are supplied to an OR gate 94.
  • An output from the OR gate 94 is supplied as the character clock signal ($CHAR) to the register 15 of Fig. 1.
  • the output Q3 and an output Q0 from the counter 93 are supplied to a NAND gate 102.
  • An output from the NAND gate 102 is supplied as a load clock signal $LOAD to the registers 12 and 16 of Fig. 1.
  • the signal $LOAD from the NAND gate 102 is supplied to a load input terminal LD of the counter 93 and an inverter 95.
  • An output (i.e., the Q output from the flip-flop 92) from the inverter 95 is supplied together with the signal $CDOT to an AND gate 96.
  • An output from the AND gate 96 is supplied to the D0 input terminal of the register 100 through the OR gate 97.
  • Outputs Q0' through Q3' from the register 100 are supplied to the input terminals D1 through D4, respectively, thereof.
  • the output Q2' from the register 100 is supplied to the D input terminal of the flip-flop 101, and the output Q0' is supplied to one input terminal of an OR gate 99.
  • An output Q23' from a flip-flop 101 is supplied to the other input terminal of the OR gate 99.
  • An output from the OR gate 99 is supplied as the signal $GDOT to the register 16 of Fig. 1.
  • the signal $32M from the oscillator 91 is inverted by an inverter 98, and an inverted signal $32M is supplied to the clock terminal of the flip-flop 101.
  • Figs. 3A through 3H and Figs. 4A through 4J are respectively timing charts of the signals shown in Figs. 1 and 2.
  • Fig. 5 shows a character and graphic display in the one-character area. Referring to Fig. 5, reference numeral 21 denotes a character display dot; and 23, a graphic display dot.
  • 10-bit display data consisting of 8-bit dot font data from the generator 11 and a 2-bit ground signal (GND) is loaded in the register 12 in response to the signal $LOAD .
  • the register 12 generates the display data as bit serial data in response to the signal $CDOT from the generator 19.
  • the bit display data is supplied as a video signal (VIDEO) to a CRT monitor (not shown) through the OR gate 17 and the driver 18. Therefore, as shown in Fig. 5, in the character display mode, the right and left dots corresponding to the ground signal are not displayed, and the dot font data is displayed in the 8-dot area.
  • 8-bit graphic display data from the memory 14 is temporarily stored in the 8-bit buffer register 15 in response to the signal $CHAR so as to adjust the graphic display timing with that of the character display data.
  • the graphic display data obtained through the register 15 is loaded in the register 16 in response to the signal $LOAD .
  • the register 16 generates bit serial data in response to the signal $GDOT.
  • the graphic display serial output signal is superposed on the character display serial signal by the OR gate 17.
  • the resultant signal is generated through the driver 18.
  • the period of the signal GDOT is 1/8 of the period of the signal $CHAR.
  • the 8-dot graphic display data is displayed in the one-character display area along the horizontal direction (i.e., the scan direction).
  • the operation of the generator 19 will be described with reference to Fig. 2, Figs. 3A through 3H, and Figs. 4A through 4J.
  • the 32-MHz basic clock signal $32M (Fig. 3A) from the oscillator 91 is supplied to the terminal CK of the flip-flop 92.
  • the flip-flop 92 divides the frequency of the clock signal by 2 and generates the 16-MHz character dot clock signal $CDOT shown in Fig. 4C.
  • the signal $CDOT is supplied to the clock input terminal of the counter 93, so that the counter 93 is driven.
  • the counter 93 generates bit signals Q0 through Q3, as shown in Figs. 3C through 3F.
  • the signals Q3 and Q2 are supplied to the OR gate 94, and the signals Q3 and Q0 are supplied to the AND gate 102.
  • the OR gate 94 generates the signal $CHAR shown in Fig. 3H.
  • the NAND gate 102 generates the signal $LOAD shown in Fig. 3G.
  • the period of the signal $CHAR corresponds to the one-dot display time in the character display mode, and the 10 periods (equal to one period of the signal $CHAR) of the signal $CDOT correspond to the display time of the one-character display area along the horizontal direction.
  • the AND gate 96 When the AND gate 96 receives the signal $LOAD of low level and the signal $CDOT of high level, it generates a high level signal. This signal is supplied to the D0 input terminal of the register 100 through the OR gate 97.
  • the register 100 generates the signal Q0' (Fig. 4D) in synchronism with the basic clock signal $32M.
  • the signal Q0' is fed back to the D1 input terminal of the register 100, so that the register 100 generates the signal Q1' (Fig. 4E).
  • the register 100 In the same manner as described above, the register 100 generates outputs Q2' through Q4' shown in Figs. 4F through 4H.
  • the output Q4' is fed back to the D0 input terminal of the register 100 through the OR gate 97. The shifting described above is repeated.
  • the output Q2' from the register 100 is supplied to the D input terminal of the flip-flop 101 and is reset by the basic clock signal $32M which is 180° out of phase.
  • the flip-flop 101 generates a signal Q23' delayed by 1/2 of the basic clock period from the signal Q2'.
  • the signal Q0' from the register 100 and the signal Q23' from the flip-flop 101 are supplied to the OR gate 99.
  • the OR gate 99 generates the signal $GDOT shown in Fig. 4J.
  • the period of the graphic dot clock signal ($GDOT) corresponds to the one-dot display time, and 8 periods (equal to one period of the signal $CHAR) correspond to the display time of the one-character display area along the horizontal direction. As shown in Fig.
  • characters can be displayed with a maximum of 80 characters ⁇ 25 lines (2,000 characters).
  • the one-character display area consists of 10 dots ⁇ 14 slices.
  • a maximum number of dots to be displayed on the entire screen is 800 ⁇ 350.
  • a maximum number of dots to be displayed is 640 ⁇ 350.
  • an aspect ratio vertical/horizontal ratio
  • an ellipse has the vertical major axis. Therefore, when the period of the signal $GDOT is increased, the graphic dot display time can be increased, thereby improving the aspect ratio and drawing a true circle.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Multimedia (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Digital Computer Display Output (AREA)

Claims (2)

  1. Anzeigesteuereinrichtung zum Anzeigen von Zeichendaten und graphischen Daten auf einem einzigen Schirm mittels einer Kathodenstrahlröhren-Zeichenanzeigeeinheit, mit einem Zeichenmustergenerator (11) zum Erzeugen eines Zeichenpunktmusters entsprechend einem Zeichen, einem graphischen Speicher (14) zum Speichern von graphischen Daten, einer Einrichtung (91) zum Erzeugen eines Grundtaktsignales und einer Einrichtung (92, 93, 94) zum Erzeugen eines Zeichentaktsignales durch Frequenzteilen des Grundtaktsignales,
       dadurch gekennzeichnet, daß vorgesehen sind:
       eine Einrichtung (92) zum Erzeugen eines Zeichenpunkttaktsignales mit einer Periode 1/n einer Periode des Zeichentaktsignales, um eine Zeichenanzeigepunktzahl auf n in einer Ein-Zeichen-Anzeigefläche entlang einer Abtastrichtung zu setzen,
       eine Einrichtung (100, 101, 99) zum Erzeugen eines graphischen Punkttaktsignales mit 1/m der Periode des Zeichentaktsignales, um eine graphische Anzeigepunktzahl auf m in der Ein-Zeichen-Anzeigefläche entlang der Abtastrichtung zu setzen, und
       eine Einrichtung (17) zum Überlagern der Zeichendaten auf die graphischen Daten, die abhängig von den Zeichen- und graphischen Punkttaktsignalen erzeugt sind.
  2. Vorrichtung nach Anspruch 1, weiterhin mit einem Pufferregister (15), das mit einem Ausgangsanschluß des graphischen Speichers (14) verbunden ist, um die graphischen Daten von dem graphischen Speicher (14) zu empfangen und die graphischen Daten synchron mit dem Zeichentaktsignal zu erzeugen, so daß Zeichen- und graphische Anzeigezeiten synchronisiert sind.
EP85112487A 1984-10-04 1985-10-02 Einrichtung zum Steuern eines Kathodenstrahlanzeigegerätes Expired - Lifetime EP0177889B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP207027/84 1984-10-04
JP59207027A JPS6186790A (ja) 1984-10-04 1984-10-04 Ｃｒｔ表示制御装置

Publications (3)

Publication Number Publication Date
EP0177889A2 EP0177889A2 (de) 1986-04-16
EP0177889A3 EP0177889A3 (en) 1988-11-23
EP0177889B1 true EP0177889B1 (de) 1991-09-04

Family

ID=16532988

Family Applications (1)

Application Number Title Priority Date Filing Date
EP85112487A Expired - Lifetime EP0177889B1 (de) 1984-10-04 1985-10-02 Einrichtung zum Steuern eines Kathodenstrahlanzeigegerätes

Country Status (4)

Country Link
EP (1) EP0177889B1 (de)
JP (1) JPS6186790A (de)
KR (1) KR900006290B1 (de)
DE (1) DE3583982D1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8800052A (nl) * 1988-01-11 1989-08-01 Philips Nv Televisie-ontvanger met teletext decoder.
EP0525750A3 (en) * 1991-07-30 1995-03-22 Tokyo Shibaura Electric Co Display control apparatus

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5717990A (en) * 1980-07-05 1982-01-29 Fujitsu Ltd Character and graphic screen superposition synchronizing system
JPS5995589A (ja) * 1982-11-25 1984-06-01 シャープ株式会社 Ｃｒｔ表示装置

Also Published As

Publication number Publication date
KR860003549A (ko) 1986-05-26
EP0177889A2 (de) 1986-04-16
KR900006290B1 (ko) 1990-08-27
EP0177889A3 (en) 1988-11-23
DE3583982D1 (de) 1991-10-10
JPS6186790A (ja) 1986-05-02

Similar Documents

Publication Publication Date Title
US4691295A (en) System for storing and retreiving display information in a plurality of memory planes
US5179639A (en) Computer display apparatus for simultaneous display of data of differing resolution
US5602565A (en) Method and apparatus for displaying video image
US4574277A (en) Selective page disable for a video display
US6683585B1 (en) Picture display control system, image signal generating device, and picture display device
EP0359234B1 (de) Anzeigesteuergerät zum Konvertieren mittels Hardware von CRT-Auflösung in Plasmaanzeigetafel-Auflösung
US5880741A (en) Method and apparatus for transferring video data using mask data
US5086295A (en) Apparatus for increasing color and spatial resolutions of a raster graphics system
EP0178897B1 (de) Anzeigegerät
GB2179185A (en) Interface device for converting the format of an input signal
US4720803A (en) Display control apparatus for performing multicolor display by tiling display
JPH07104710A (ja) 液晶マルチスキャン表示方法及びその装置
US4270125A (en) Display system
EP0125768B1 (de) Verfahren und Gerät zur Erzeugung phasenstarrer digitaler Taktsignale
US5339160A (en) Character display device for synchronizing operation of video ram to operation of CPU
EP0177889B1 (de) Einrichtung zum Steuern eines Kathodenstrahlanzeigegerätes
JP3375764B2 (ja) 字体生成装置
US5107255A (en) Control device for a display apparatus
US5359347A (en) Cursor processor
JPS61113092A (ja) コンピユ−タ・デイスプレイ・システム
EP0163177B1 (de) Einrichtung zum Generieren von Bildfensterseitenlinien für eine Kathodenstrahlanzeigeeinrichtung
US4804952A (en) Display device interface circuit
JP2642350B2 (ja) 表示制御装置
JPH0371714B2 (de)
JPH0792933A (ja) フラットパネル表示装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19851030

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19901022

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 3583982

Country of ref document: DE

Date of ref document: 19911010

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19960923

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19961009

Year of fee payment: 12

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19971002

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date: 19971031

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19971002

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19991001

Year of fee payment: 15

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010703