EP0145583A2 - Metal insulator semiconductor device and method for the fabrication thereof - Google Patents
Metal insulator semiconductor device and method for the fabrication thereof Download PDFInfo
- Publication number
- EP0145583A2 EP0145583A2 EP84402454A EP84402454A EP0145583A2 EP 0145583 A2 EP0145583 A2 EP 0145583A2 EP 84402454 A EP84402454 A EP 84402454A EP 84402454 A EP84402454 A EP 84402454A EP 0145583 A2 EP0145583 A2 EP 0145583A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- region
- semiconductor device
- substrate
- type
- mis
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 51
- 238000000034 method Methods 0.000 title claims description 25
- 239000012212 insulator Substances 0.000 title claims description 5
- 238000004519 manufacturing process Methods 0.000 title description 7
- 229910052751 metal Inorganic materials 0.000 title description 5
- 239000002184 metal Substances 0.000 title description 5
- 239000000758 substrate Substances 0.000 claims abstract description 58
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 11
- 239000002019 doping agent Substances 0.000 claims description 11
- 229910052710 silicon Inorganic materials 0.000 claims description 11
- 239000010703 silicon Substances 0.000 claims description 11
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 10
- 229910052796 boron Inorganic materials 0.000 claims description 10
- 239000005360 phosphosilicate glass Substances 0.000 claims description 9
- 229910052785 arsenic Inorganic materials 0.000 claims description 6
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 6
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 5
- 238000006243 chemical reaction Methods 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 4
- 229910052698 phosphorus Inorganic materials 0.000 claims description 4
- 239000011574 phosphorus Substances 0.000 claims description 4
- 230000001133 acceleration Effects 0.000 claims description 3
- 238000000137 annealing Methods 0.000 claims description 3
- 230000000295 complement effect Effects 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims 1
- 239000012535 impurity Substances 0.000 abstract description 14
- 238000012856 packing Methods 0.000 abstract description 9
- 238000009792 diffusion process Methods 0.000 description 25
- 239000000463 material Substances 0.000 description 11
- 230000010354 integration Effects 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 238000001994 activation Methods 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1087—Substrate region of field-effect devices of field-effect transistors with insulated gate characterised by the contact structure of the substrate region, e.g. for controlling or preventing bipolar effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- This invention is related to a metal insulator semiconductor type device and its fabricating method, and more particularly to a structure of a MIS device allowing the formation of a contact region for an electrode of the device, and improving the packing density.
- a MIS device it is important to obtain a good "ohmic contact" at a contact region, in order to attain a high reliability of the semiconductor device.
- the scale of integration of the semiconductor device increases, the total size and number of the contact regions increase.
- the size of the contact region is related directly to the packing density of the semiconductor device. Therefore, it is essential to provide a structure and a fabricating method which allow to decrease the size and number of the contact regions to attain a high integration density.
- a MIS integrated circuit (IC) device three-terminal field effect transistors (FET) are basically arranged in a common-source, common-drain, or common-gate configuration in order to increase the packing density.
- FET field effect transistors
- the source regions of the MIS FETs are connected to a semiconductor substrate region, or well region, on which each MIS FET is fabricated, through a wiring layer, and are kept at the same potential.
- the semiconductor substrate is supplied with a reference voltage.
- CMOS complementary metal oxide semiconductor
- IC complementary metal oxide semiconductor
- substrate contact regions and well contact regions are positioned one by one for each FET.
- Each of the contact regions is connected to each electrode of the CMOS FET by metal wiring lines.
- Such wiring lines for each one of the FETs decrease the integration density of the IC, and disturb its fabrication.
- Figures 1A, 1B, 1C A structure of a MIS FET fabricated in a conventional MIS IC is shown Figures 1A, 1B, 1C where Figure 1A is a plan view of a prior art MIS FET, Figure 1B is a sectional view along the line A-A of Figure 1A and Figure 1C is a sectional view along the line B-B of Figure 1A.
- 1 is the semiconductor substrate of the MIS FET.
- a source region 5 of a conductivity type opposite to that of the substrate 1, and a contact diffusion region 7 of the same conductivity type as the substrate 1 are formed on said substrate 1.
- Contact windows 10a, 10b, 10c for each electrode are formed on insulating layers 8 and 9, the latter being a layer of phospho-silicate glass (PSG).
- 10a is a source electrode contact window corresponding to the source region 5
- 10b is a drain electrode contact window corresponding to the drain region 6
- 10c is a substrate electrode contact window corresponding to the substrate contact region 7.
- Such electrode contact windows are connected by a wiring layer; the source region 5 is connected to the substrate 1 by a wiring La, the potentials of the source region and the substrate being the same.
- Reference numeral 2 is a field oxide film
- 3 is a gate oxide film
- La is a metal wiring line for a reference voltage
- Lb is a metal wiring line supplied with a voltage different from the reference voltage.
- positioning margins (d B , d C and d D ) for contact diffusion regions are provided by enlarging the size of the contact regions, thereby decreasing the integration density of the MIS IC.
- Another object of the present invention is to provide a method for fabricating this device.
- a semiconductor device including a MIS type circuit element which comprises, according to the invention:
- the contact regions for the electrode (source) region and the substrate region are combined to a single contact window.
- Said single contact window is formed in a part of the electrode (source) region of each FET, by doping with an impurity which has the same conductivity type as the substrate or well region on which the FET is fabricated, said doping being performed at a high dose and deep enough to reach the substrate or well region.
- the source region is electrically connected directly to the substrate or well region.
- the positioning margin for each of the contact regions is then reduced and, moreover, the wiring for connecting them is eliminated.
- the packing density of the device is therefore increased.
- the present invention intends to combine the contact regions for the electrode (source) region and substrate region to a single hole, and intends to secure a margin space aligning without need for a special margin space.
- FIGS 2A, 2B and 2C show a p-channel MOS FET (p-MOS) according to the present invention.
- a contact window 20s for a p +- type source 16, hereinafter common contact window, is formed with a rectangular shape.
- an n-type impurity is selectively doped at a high dose into the p source region 16 and the center part of the p +- type source region 16 is converted to an n +- type conductivity region 21.
- the high dose region 21 becomes wider than the window 20s, because of the diffusion. The detail of such diffusion will be disclosed later with respect to Figure 5.
- the n + -type substrate contact diffusion region 21 is deep enough to reach the n-type substrate 11, so that in n -type contact region 21 is formed in the center part of the contact window 20s.
- Compensated diffusion is a conventional technique widely used to prevent a contact region from a short of p-n junction.
- the compensated diffusion technique is useful to obtain good "ohmic contact" at the contact region, in order to attain high reliability of the semiconductor device.
- An impurity region of an element of a semiconductor device is usually formed by diffusing an impurity material (dopant) into a specified region of the substrate, which region is hereafter called "diffusion region".
- FIGS 2A, 2B and 2C 12, 13 and 14 are respectively a n + -type channel cut region, a field oxide film, and a gate oxide film, and 15 is a polycrystalline silicon gate electrode. These are all widely used in conventional MOS device and their description is ommited for sake of simplicity.
- the contact windows for the source region 16 and substrate region 21 are combined to one common opening contact window 20s.
- the wiring line from the source region to the substrate region is omitted, and the positioning margin required for positioning each contact window with respect to each region 16 or 21 becomes unnecessary. Therefore, the scale of integration of the semiconductor device is increased.
- Figure 3A is a schematic plan view of a pattern layout of CMOS FET according to a second embodiment of the present invention, which includes a complementary metal oxide semiconductor (CMOS) structure, Figure 3B, 3C and 3D being schematic cross-sectional views respectively taken along the lines A-A, B-B and C-C of Figure 3A.
- CMOS complementary metal oxide semiconductor
- Reference numeral 31 denotes an n -type silicon substrate
- 32 is a p-type well region
- 33 is an n -channel cut region
- 34 is a p + -channel cut region
- 35 is a field oxide film
- 36 is a gate oxide film
- 37a and 37b are polycrystalline silicon gate electrodes
- 38 is a p-type source region
- 39 is a p -type drain region
- 40 is an n - typesource region
- 41 is an n + -type drain region
- 42 is an oxide film for impurity material blockade
- 43 is an insulating layer of phospho-silicate glass (PSG)
- 44 D and 45 D are electrode contact windows for drain regions
- 46 is a contact region for n + -type substrate
- 47 is a contact region for p +- type well
- 48 is a p ++- type compensation diffusion region
- 49 is an n ++- type compensation diffusion region
- 50 D is a drain wiring
- a rectangular electrode contact window 44s is formed on the source region 38.
- An n-type impurity material of high concentration is selectively doped into a center part of the contact window 44s, which produces a conversion region and an n + -type substrate contact region 46 is selectively formed, reaching into the region of the n -type silicon substrate 31.
- the selective doping is performed in a manner similar to the one described with respect to Figures 2A to 2C. The detail of this selective doping will be described later with respect to Figure 5.
- a rectangular common contact window 45s is formed in the source region 40.
- a p-type impurity material of high concentration is selectively doped into a part of the n +- type source region 40.
- a conversion region is produced and a p +- type well contact diffusion region 47 is selectively formed, which reaches into the region of the p-type well region 32.
- the p +- type source region 38 is connected to the n + -type substrate contact region 46 which is electrically connected to the n--type silicon substrate 31. Said regions are then held at the same potential by means of a common wiring line 50s despite the presence of p-n junction between them.
- n +- type source region 40 is connected to the p + -type well contact region 47 which is electrically connected to the p-type well region 32.
- said regions are held at the same potential by the common wiring line 51s.
- the contact windows for source region and substrate region are combined into a common single window.
- the wiring line from the source region to the substrate region is omitted, and the margin required for contact windows can be neglected; the scale of integration of the semiconductor device being therefore increased.
- FIG. 4A to 4F illustrate schematically different steps of the fabrication process.
- the elementary processing methods used such as etching, insulating layer formation, aluminum sputtering, lithographic technology etc. are conventional ones being well known in the art. Therefore, detailed descriptions regarding these technologies are omitted in the following disclosure.
- reference numeral 33 is the n +- channel cut region
- 34 is the p -channel cut region
- 35 is the field oxide film.
- They are formed by using a well known and widely used technology in the art.
- a gate oxide film 36 is formed on the silicon substrate 31 at the p-MOS FET region S 1 .
- the gate oxide film 36 is formed on the p-type well region 32 which will become the n-MOS FET region S 2 .
- the polycrystalline silicon gate electrodes 37a and 37b are formed on the gate oxide film 36. They are fabricated by a conventional method such as chemical vapor deposition (CVD) and patterned by a photolithography.
- CVD chemical vapor deposition
- boron (B), a dopant material is selectively ion-implanted into the n -type silicone substrate 31 through the gate oxide layer 36.
- arsenic (As), a dopant material is selectively ion-implanted into the p-type well region 32.
- the doping density of boron and arsenic are both in the range of approximatively 1 ⁇ 10 15 (atm/cm) to 4 ⁇ 10 15 (atm/cm 2 ).
- a first boron (B) doped region 52 and a first arsenic (As) doped region 53 are formed.
- Figure 4B illustrates a method for fabrication of the common contact windows 44s and 45s, and of the drain electrode contact windows 44 D and 45 D .
- the gate oxide film 36 is removed, and the thin oxide layer 42 is formed again all over the substrate by a conventional thermal oxidizing method.
- This oxide layer 42 is used to block the impurity materials.
- the phospho-slicate glass (PSG) insulating layer 43 is formed over the entire substrate.
- the common contact windows 44s and 45s, at the sources of the p-MOS FET and the n-MOS FET respectively, and the drain electrode contact windows 44 D and 45D are then formed.
- the layout of the common contact windows 44s and 45s is shown in the figures hereinafter described, 90° rotated from their original orientation as shown in the cross sectional views of Figures 3C and 3D.
- Figure 4C illustrates a method of formation of phosphorus (P) doped region 57a or 57b.
- a first resist pattern 56 is formed on the substrate, and patterned to have openings 54 and 55 in the areas of windows 44s and 45Do The opening 54 is narrower than the opening 44s, and the opening 55 is wider than the opening 45 D . The difference of size between these openings is effective for mask alignment as will be described later with respect to Figure 5.
- phosphor (P) is selectively ion-implanted into the n - -type silicon substrate 31 through the opening 54 and 44s and into the p-type well 32 through the opening 55 and 45D.
- the doping density is in the range of approximately 5 ⁇ 10 15 to 1 ⁇ 10 16 (atm/cm ) and the acceleration voltage is of 70 to 180 (KeV).
- the phosphorus (P) doped region 57a is formed, having a deeper doped region compared to the boron doped region 52.
- the phosphorus (P) doped region 57b is formed, having a deeper doped region compared to the arsenic (As) doped region 53.
- Figure 5 is a schematic plan view showing the relation between the opening 54 on the first resist pattern 56 and the opening 44s on the PSG layer 43. Since these openings are arranged orthogonally to each other, the opening towards substrate 31 is formed at the cross zone of the openings 54 and 44s. As can be seen in the figure, each of the openings 54 and 44s has a length which exceeds the tolerance of mask, and the alignment is therefore quite easy. The opening 55 for the drain opening 45D also provides enough margin for mask alignment.
- boron doped region 61a or 61b will be now described.
- the first resist pattern 56 is removed and a second resist pattern 60 is formed on the substrate and patterned to have openings 58 and 59 in the areas of windows 44 D and 45s.
- the opening 44D is narrower than the opening 59, and the opening 45s is wider than the opening 58.
- the difference of size between these openings is effective for the mask alignment in a similar manner as described with respect to Figure 5.
- boron (B) is selectively ion-implanted in the p-type well region 32.
- the doping density is in the range of approximatively 5x10 15 to 1 ⁇ 10 16 (atm/cm) and the acceleration voltage is of 70 to 180 (KeV).
- the second B doped region 61a is formed, being a deeper doped region compared to the first arsenic (As) doped region 53.
- the second boron (B) doped region 61b is formed, being a relatively deeper diffusion region compared to the first boron (B) doped region 52. That is, the second dopant has a higher concentration than the first, and the second doped region reaches deeper than the first doped region into the substrate 31 or well region 32.
- Figure 4E relates to an activation process.
- the second resist pattern 60 is removed from the substrate and annealing is performed at a temperature of about 950°C for 30 minutes in order to activate the doped impurity materials (dopant).
- the doped impurity materials diffuse in the different regions.
- the p +- type source region 38, the p +- type drain region 39, the n -type source region 40, the n +- type drain region 41, the n +- type substrate contact diffusion region 46, the p +- type well contact diffusion region 47, the p ++ -type compensate diffusion region 48 and the n ++ -type compensate diffusion region 49 are formed as shown in Figure 4E.
- both the surfaces of the n +- type substrate contact diffusion region 46 and of the p +- type source region 38 are exposed through the common contact windows 44s as shown in Figure 6A.
- the surface of the p ++ type compensate diffusion region 48 is exposed through the drain electrode contact window 44D.
- Both the surfaces of the p +- type well contact diffusion region 47 and of the n + -type source region 40 are exposed through the common contact window 45s of the n-MOS FET as shown in Figure 6B.
- the n ++- type compensate diffusion region 49 is exposed through the drain electrode contact window 45D.
- Figures 6A and 6B are orientated in the same direction as Figure 3A.
- Figure 4F relates to the step of fabrication of wiring.
- Conventional sputtering and lithographic processes are used.
- the common wiring 50s of p-MOS FET is formed covering the common contact window 44s and connecting both the surfaces of the n+-type substrate contact region 46 and p +- type source region 38.
- an aluminum(Al)film is used as wiring material.
- the drain wiring 50 D of p-MOS FET is formed for connection to the surface of the p ++ -type compensate diffusion region 48 through the contact window 44 D for drain electrode.
- the common wiring 51s of n-MOS FET is formed over the common contact window 45s connecting the p + -type source region 47 and n + -type source region 40.
- the drain wiring 51 D for n-MOS FET is formed for connection to the n ++- type compensate diffusion region 49 through the electrode contact window 45 D . Finally, the entire surface of the substrate is coated with an insulating layer. As described above, the CMOS FET can be formed without additional fabricating process for the IC.
- the marginal distance (d A +d B ) for the gate electrode and the common contact window can be reduced by 2 (um) from that of 4 (um) of the prior art.
- a marginal distance (d C +d D ) for the electrode contact window of the source region and the electrode contact window for the substrate is unnecessary.
- contact windows (38 and 40 as shown in Figures 6A and 6B) advantageously enlarged by 2 (pm) in the device of the present invention, a total reduction of marginal distance of 2 (pm) is obtained.
- This reduction in marginal space is very large compared to the size of FETs.
- the size of a FET used in a LSI is approximately 11 (um)x8 (pm).
- ion-implantation has been used for the doping with impurities, but it can be replaced by any other known process, such as diffusion.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
- This invention is related to a metal insulator semiconductor type device and its fabricating method, and more particularly to a structure of a MIS device allowing the formation of a contact region for an electrode of the device, and improving the packing density.
- In a MIS device, it is important to obtain a good "ohmic contact" at a contact region, in order to attain a high reliability of the semiconductor device. As the scale of integration of the semiconductor device increases, the total size and number of the contact regions increase. The size of the contact region is related directly to the packing density of the semiconductor device. Therefore, it is essential to provide a structure and a fabricating method which allow to decrease the size and number of the contact regions to attain a high integration density.
- In a MIS integrated circuit (IC) device, three-terminal field effect transistors (FET) are basically arranged in a common-source, common-drain, or common-gate configuration in order to increase the packing density. In the basic common-source configuration, for example, the source regions of the MIS FETs are connected to a semiconductor substrate region, or well region, on which each MIS FET is fabricated, through a wiring layer, and are kept at the same potential. In many cases, the semiconductor substrate is supplied with a reference voltage.
- Generally, in a complementary metal oxide semiconductor (CMOS) integrated circuit (IC), substrate contact regions and well contact regions are positioned one by one for each FET. Each of the contact regions is connected to each electrode of the CMOS FET by metal wiring lines. Such wiring lines for each one of the FETs decrease the integration density of the IC, and disturb its fabrication.
- A structure of a MIS FET fabricated in a conventional MIS IC is shown Figures 1A, 1B, 1C where Figure 1A is a plan view of a prior art MIS FET, Figure 1B is a sectional view along the line A-A of Figure 1A and Figure 1C is a sectional view along the line B-B of Figure 1A.
- In these figures, 1 is the semiconductor substrate of the MIS FET. A
source region 5 of a conductivity type opposite to that of thesubstrate 1, and acontact diffusion region 7 of the same conductivity type as thesubstrate 1 are formed on saidsubstrate 1. Contact windows 10a, 10b, 10c for each electrode are formed oninsulating layers source region 5, 10b is a drain electrode contact window corresponding to thedrain region 6, and 10c is a substrate electrode contact window corresponding to thesubstrate contact region 7. Such electrode contact windows are connected by a wiring layer; thesource region 5 is connected to thesubstrate 1 by a wiring La, the potentials of the source region and the substrate being the same.Reference numeral 2 is a field oxide film, 3 is a gate oxide film, La is a metal wiring line for a reference voltage, and Lb is a metal wiring line supplied with a voltage different from the reference voltage. - According to the prior method for fabricating a MIS FET, it is necessary to provide a certain distance dA between a gate electrode 4 and an n+-
type contact region 7 in order to secure a width for the p+-type source region 5 and a margin for mask alignment. The width W1 of the n+-type contact region 7 is necessary to assure a proper positioning margin dB so that the electrode contact window 10c does not protrude from the nf-type contact region 7. Moreover, in the direction parallel to the gate electrode 4, electrode contact windows 10a and 10c must be provided with a proper positioning margin dC and dD in order to maintain the separation between them. - In the prior art, positioning margins (dB, dC and dD) for contact diffusion regions are provided by enlarging the size of the contact regions, thereby decreasing the integration density of the MIS IC.
- It is an object of the present invention to provide a structure of a semiconductor device, more particularly a structure of a MIS IC allowing to increase the packing density of the circuit elements.
- Another object of the present invention is to provide a method for fabricating this device.
- The foregoing objects are accomplished by a semiconductor device including a MIS type circuit element which comprises, according to the invention:
- - A semiconductor body having one conductivity type, and said MIS type circuit element being fabricated in said semiconductor body;
- an electrode region having an opposite conductivity type to that of the body;
- a contact region having the same conductivity type as said semiconductor body, said contact region being fabricated by the conversion of a part of said electrode region and having a depth such that it reaches said semiconductor body;
- a insulating layer covering said electrode region;
- a common contact window opened in said insulating layer and through which the surface of said contact region and a part of said electrode region are exposed; and
- a common wiring line formed over the common contact window for connection to said contact region and electrode region.
- Thus, the contact regions for the electrode (source) region and the substrate region are combined to a single contact window. Said single contact window is formed in a part of the electrode (source) region of each FET, by doping with an impurity which has the same conductivity type as the substrate or well region on which the FET is fabricated, said doping being performed at a high dose and deep enough to reach the substrate or well region. Thereafter, the source region is electrically connected directly to the substrate or well region. The positioning margin for each of the contact regions is then reduced and, moreover, the wiring for connecting them is eliminated. The packing density of the device is therefore increased.
- These and other features and advantages of the device and method according to the invention will become apparent from the following detailed description made in connection with the accompanying drawings.
-
- Figure 1A is a schematic plan view of a pattern layout of a prior art semiconductor device.
- Figure 1B is a schematic cross-sectional view taken along the line A-A in the Figure 1A.
- Figure 1C is a schematic cross-sectional view taken along the line B-B in the Figure 1A.
- Figure 2A is a schematic plan view of a pattern layout of a p-channel MOS FET according to a first embodiment of the present invention.
- Figure 2B is a schematic cross-sectional view taken along the line A-A in the Figure 2A.
- Figure 2C is a schematic cross-sectinal view taken along the line B-B in the Figure 2A.
- Figure 3A is a schematic plan view of a pattern layout of a CMOS FET according to a second embodiment of the present invention.
- Figure 3B is a schematic cross-sectional view taken along the line A-A in the Figure 3A.
- Figure 3C is a schematic cross-sectional view taken along the line B-B in the Figure 3A.
- Figure 3D is a schematic cross-sectional view taken along the line C-C in the Figure 3A.
- Figures 4A to 4F illustrate schematically different steps of the fabrication method for a semiconductor device according to the present invention.
- Figure 5 is a schematic plan view of a resist pattern with an opening window of a contact region which provides margin for alignment.
- Figures 6A and 6B are schematic plan views of an opening of contact region for a source electrode wich provides margin for alignment.
- Same or like reference numerals denote the same or like parts throughout the drawings.
- Compared to the prior art structure of Figures 1A, 1B and 1C, the present invention intends to combine the contact regions for the electrode (source) region and substrate region to a single hole, and intends to secure a margin space aligning without need for a special margin space.
- Figures 2A, 2B and 2C show a p-channel MOS FET (p-MOS) according to the present invention. A
contact window 20s for a p+-type source 16, hereinafter common contact window, is formed with a rectangular shape. Through the center part of thiswindow 20s, an n-type impurity is selectively doped at a high dose into thep source region 16 and the center part of the p+-type source region 16 is converted to an n+-type conductivity region 21. As shown in the figure thehigh dose region 21 becomes wider than thewindow 20s, because of the diffusion. The detail of such diffusion will be disclosed later with respect to Figure 5. The n+-type substratecontact diffusion region 21 is deep enough to reach the n-type substrate 11, so that in n -type contact region 21 is formed in the center part of thecontact window 20s. - When a common wiring line 23s is fabricated on insulating layers of phospho-silicate glass (PSG) 19, as shown in the figures, the p+-
type source region 16 and n+-type contact region 21 are connected to each other (Figure 2C). As a result, the p+-type source region 16 is electrically connected to thecontact region 21 which is electrically connected to n--type silicon substrate 11. Therefore, the above regions are at the same potential despite the presence of a p-n junction between them, and they are connected to a common wiring line 23s. - A
diffusion region 22, which is a p++-type region compensated by impurity, is formed at a part of adrain region 17 by diffusion through an opening 20D. Compensated diffusion is a conventional technique widely used to prevent a contact region from a short of p-n junction. In particular, the compensated diffusion technique is useful to obtain good "ohmic contact" at the contact region, in order to attain high reliability of the semiconductor device. - An impurity region of an element of a semiconductor device is usually formed by diffusing an impurity material (dopant) into a specified region of the substrate, which region is hereafter called "diffusion region".
- In Figures 2A, 2B and 2C, 12, 13 and 14 are respectively a n+-type channel cut region, a field oxide film, and a gate oxide film, and 15 is a polycrystalline silicon gate electrode. These are all widely used in conventional MOS device and their description is ommited for sake of simplicity.
- As described above, the contact windows for the
source region 16 andsubstrate region 21 are combined to one commonopening contact window 20s. Compared to the prior construction of the figure 1, the wiring line from the source region to the substrate region is omitted, and the positioning margin required for positioning each contact window with respect to eachregion - Figure 3A is a schematic plan view of a pattern layout of CMOS FET according to a second embodiment of the present invention, which includes a complementary metal oxide semiconductor (CMOS) structure, Figure 3B, 3C and 3D being schematic cross-sectional views respectively taken along the lines A-A, B-B and C-C of Figure 3A.
-
Reference numeral 31 denotes an n -type silicon substrate, 32 is a p-type well region, 33 is an n -channel cut region, 34 is a p+-channel cut region, 35 is a field oxide film, 36 is a gate oxide film, 37a and 37b are polycrystalline silicon gate electrodes, 38 is a p-type source region, 39 is a p -type drain region, 40 is an n - typesource region, 41 is an n+-type drain region, 42 is an oxide film for impurity material blockade, 43 is an insulating layer of phospho-silicate glass (PSG) 44D and 45D are electrode contact windows for drain regions, 46 is a contact region for n+-type substrate, 47 is a contact region for p+-type well, 48 is a p++-type compensation diffusion region, 49 is an n++-type compensation diffusion region, 50D is a drain wiring layer of a p-MOS and 51D is a drain wiring layer of an n-MOS. Thesubstrate region 31 andwell region 32 of elements of a semiconductor device are usually formed by diffusing impurity material (dopant) to a specified region in a substrate, which will be called hereinafter "semiconductor body". - The fabrication process will be described later referring to Figures 4A to 4F.
- In the p-MOS of the CMOS FET, as shown in Figure 3A to 3D, a rectangular electrode contact window 44s is formed on the
source region 38. An n-type impurity material of high concentration is selectively doped into a center part of the contact window 44s, which produces a conversion region and an n+-typesubstrate contact region 46 is selectively formed, reaching into the region of the n -type silicon substrate 31. The selective doping is performed in a manner similar to the one described with respect to Figures 2A to 2C. The detail of this selective doping will be described later with respect to Figure 5. - Similarly, in the n-MOS of the CMOS FET, a rectangular common contact window 45s is formed in the
source region 40. A p-type impurity material of high concentration is selectively doped into a part of the n+-type source region 40. As a result, a conversion region is produced and a p+-type wellcontact diffusion region 47 is selectively formed, which reaches into the region of the p-type well region 32. - As shown in Figures 3A to 3D, the p+-
type source region 38 is connected to the n+-typesubstrate contact region 46 which is electrically connected to the n--type silicon substrate 31. Said regions are then held at the same potential by means of acommon wiring line 50s despite the presence of p-n junction between them. - Similarly, the n+-
type source region 40 is connected to the p+-typewell contact region 47 which is electrically connected to the p-type well region 32. As a result, said regions are held at the same potential by the common wiring line 51s. - Therefore, the contact windows for source region and substrate region are combined into a common single window. Compared to the prior construction of figures 1A to 1C, the wiring line from the source region to the substrate region is omitted, and the margin required for contact windows can be neglected; the scale of integration of the semiconductor device being therefore increased.
- A process for fabricating a device according to the present invention will now be disclosed with reference to Figures 4A to 4F which illustrate schematically different steps of the fabrication process. The elementary processing methods used such as etching, insulating layer formation, aluminum sputtering, lithographic technology etc. are conventional ones being well known in the art. Therefore, detailed descriptions regarding these technologies are omitted in the following disclosure.
- In Figure 4A,
reference numeral 33 is the n+-channel cut region, 34 is the p -channel cut region and 35 is the field oxide film. They are formed by using a well known and widely used technology in the art. By a conventional processing such as thermal oxidation, agate oxide film 36 is formed on thesilicon substrate 31 at the p-MOS FET region S1. Similarly, at the same time, thegate oxide film 36 is formed on the p-type well region 32 which will become the n-MOS FET region S2. The polycrystallinesilicon gate electrodes gate oxide film 36. They are fabricated by a conventional method such as chemical vapor deposition (CVD) and patterned by a photolithography. Using thegate electrode type silicone substrate 31 through thegate oxide layer 36. Similarly, arsenic (As), a dopant material, is selectively ion-implanted into the p-type well region 32. The doping density of boron and arsenic are both in the range of approximatively 1×1015 (atm/cm) to 4×1015 (atm/cm2). As a result, a first boron (B) dopedregion 52 and a first arsenic (As) dopedregion 53 are formed. - Figure 4B illustrates a method for fabrication of the common contact windows 44s and 45s, and of the drain electrode contact windows 44D and 45D.
- Using conventional photolithographic technology, as shown in the Figure 4B, the
gate oxide film 36 is removed, and thethin oxide layer 42 is formed again all over the substrate by a conventional thermal oxidizing method. Thisoxide layer 42 is used to block the impurity materials. Then, the phospho-slicate glass (PSG) insulatinglayer 43 is formed over the entire substrate. The common contact windows 44s and 45s, at the sources of the p-MOS FET and the n-MOS FET respectively, and the drainelectrode contact windows 44D and 45D are then formed. In order to promote a better understanding, the layout of the common contact windows 44s and 45s is shown in the figures hereinafter described, 90° rotated from their original orientation as shown in the cross sectional views of Figures 3C and 3D. - Figure 4C illustrates a method of formation of phosphorus (P) doped region 57a or 57b. A first resist
pattern 56 is formed on the substrate, and patterned to haveopenings 54 and 55 in the areas of windows 44s and 45Do Theopening 54 is narrower than the opening 44s, and the opening 55 is wider than the opening 45D. The difference of size between these openings is effective for mask alignment as will be described later with respect to Figure 5. By using the resistpattern 56 as a mask, phosphor (P) is selectively ion-implanted into the n--type silicon substrate 31 through theopening 54 and 44s and into the p-type well 32 through theopening 55 and 45D. The doping density is in the range of approximately 5×1015 to 1×1016 (atm/cm ) and the acceleration voltage is of 70 to 180 (KeV). - As a result, the phosphorus (P) doped region 57a is formed, having a deeper doped region compared to the boron doped
region 52. Simultaneously the phosphorus (P) doped region 57b is formed, having a deeper doped region compared to the arsenic (As) dopedregion 53. - Figure 5 is a schematic plan view showing the relation between the opening 54 on the first resist
pattern 56 and the opening 44s on thePSG layer 43. Since these openings are arranged orthogonally to each other, the opening towardssubstrate 31 is formed at the cross zone of theopenings 54 and 44s. As can be seen in the figure, each of theopenings 54 and 44s has a length which exceeds the tolerance of mask, and the alignment is therefore quite easy. The opening 55 for thedrain opening 45D also provides enough margin for mask alignment. - Turning back to figure 4D, the formation of boron doped region 61a or 61b will be now described. The first resist
pattern 56 is removed and a second resistpattern 60 is formed on the substrate and patterned to haveopenings opening 59, and the opening 45s is wider than theopening 58. The difference of size between these openings is effective for the mask alignment in a similar manner as described with respect to Figure 5. By using the resistmask 60 as a mask, boron (B) is selectively ion-implanted in the p-type well region 32. The doping density is in the range of approximatively 5x1015 to 1×1016 (atm/cm) and the acceleration voltage is of 70 to 180 (KeV). - As a result, the second B doped region 61a is formed, being a deeper doped region compared to the first arsenic (As) doped
region 53. Simultaneously, the second boron (B) doped region 61b is formed, being a relatively deeper diffusion region compared to the first boron (B) dopedregion 52. That is, the second dopant has a higher concentration than the first, and the second doped region reaches deeper than the first doped region into thesubstrate 31 orwell region 32. - Figure 4E relates to an activation process. The second resist
pattern 60 is removed from the substrate and annealing is performed at a temperature of about 950°C for 30 minutes in order to activate the doped impurity materials (dopant). The doped impurity materials diffuse in the different regions. The p+-type source region 38, the p+-type drain region 39, the n -type source region 40, the n+-type drain region 41, the n+-type substratecontact diffusion region 46, the p+-type wellcontact diffusion region 47, the p++-type compensatediffusion region 48 and the n++-type compensatediffusion region 49 are formed as shown in Figure 4E. - During the activation step of Figure 4E, both the surfaces of the n+-type substrate
contact diffusion region 46 and of the p+-type source region 38 are exposed through the common contact windows 44s as shown in Figure 6A. The surface of the p++type compensatediffusion region 48 is exposed through the drain electrode contact window 44D. Both the surfaces of the p+-type wellcontact diffusion region 47 and of the n+-type source region 40 are exposed through the common contact window 45s of the n-MOS FET as shown in Figure 6B. The n++-type compensatediffusion region 49 is exposed through the drainelectrode contact window 45D. Figures 6A and 6B are orientated in the same direction as Figure 3A. - Figure 4F relates to the step of fabrication of wiring. Conventional sputtering and lithographic processes are used. The
common wiring 50s of p-MOS FET is formed covering the common contact window 44s and connecting both the surfaces of the n+-typesubstrate contact region 46 and p+-type source region 38. Generally, an aluminum(Al)film is used as wiring material. Similarly, thedrain wiring 50D of p-MOS FET is formed for connection to the surface of the p++-type compensatediffusion region 48 through the contact window 44D for drain electrode. The common wiring 51s of n-MOS FET is formed over the common contact window 45s connecting the p+-type source region 47 and n+-type source region 40. The drain wiring 51D for n-MOS FET is formed for connection to the n++-type compensatediffusion region 49 through the electrode contact window 45D. Finally, the entire surface of the substrate is coated with an insulating layer. As described above, the CMOS FET can be formed without additional fabricating process for the IC. - According to the present invention, for example, the marginal distance (dA+dB) for the gate electrode and the common contact window can be reduced by 2 (um) from that of 4 (um) of the prior art. In addition, a marginal distance (dC+dD) for the electrode contact window of the source region and the electrode contact window for the substrate is unnecessary. With contact windows (38 and 40 as shown in Figures 6A and 6B) advantageously enlarged by 2 (pm) in the device of the present invention, a total reduction of marginal distance of 2 (pm) is obtained. This reduction in marginal space is very large compared to the size of FETs. For example, the size of a FET used in a LSI is approximately 11 (um)x8 (pm). Therefore, it will be understood that the reduction of 2 (µm) has a large influence on the packing density of the device, which means that the size of an elementary device is decreased by approximately 20% in surface and it will be clearly understood that due to such small sized elements, the packing density of IC can be increased to a greater extent.
- In the above disclosure ion-implantation has been used for the doping with impurities, but it can be replaced by any other known process, such as diffusion.
Claims (13)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP225677/83 | 1983-11-30 | ||
JP58225677A JPS60117778A (en) | 1983-11-30 | 1983-11-30 | Semiconductor device and manufacture thereof |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0145583A2 true EP0145583A2 (en) | 1985-06-19 |
EP0145583A3 EP0145583A3 (en) | 1987-12-23 |
EP0145583B1 EP0145583B1 (en) | 1991-02-27 |
Family
ID=16833048
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP84402454A Expired - Lifetime EP0145583B1 (en) | 1983-11-30 | 1984-11-30 | Metal insulator semiconductor device and method for the fabrication thereof |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0145583B1 (en) |
JP (1) | JPS60117778A (en) |
DE (1) | DE3484181D1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0236540A (en) * | 1988-07-27 | 1990-02-06 | Sony Corp | Mis transistor and manufacture of mis transistor |
JP4979212B2 (en) * | 2005-08-31 | 2012-07-18 | オンセミコンダクター・トレーディング・リミテッド | Semiconductor device and manufacturing method thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4035826A (en) * | 1976-02-23 | 1977-07-12 | Rca Corporation | Reduction of parasitic bipolar effects in integrated circuits employing insulated gate field effect transistors via the use of low resistance substrate contacts extending through source region |
DE2825433A1 (en) * | 1977-06-09 | 1978-12-14 | Fujitsu Ltd | Semiconductor device and method for the production thereof |
EP0109692A1 (en) * | 1982-11-22 | 1984-05-30 | Nissan Motor Co., Ltd. | Semiconductor device for a MOSFET |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6054792B2 (en) * | 1977-03-04 | 1985-12-02 | 株式会社日立製作所 | semiconductor equipment |
-
1983
- 1983-11-30 JP JP58225677A patent/JPS60117778A/en active Granted
-
1984
- 1984-11-30 DE DE8484402454T patent/DE3484181D1/en not_active Expired - Fee Related
- 1984-11-30 EP EP84402454A patent/EP0145583B1/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4035826A (en) * | 1976-02-23 | 1977-07-12 | Rca Corporation | Reduction of parasitic bipolar effects in integrated circuits employing insulated gate field effect transistors via the use of low resistance substrate contacts extending through source region |
DE2825433A1 (en) * | 1977-06-09 | 1978-12-14 | Fujitsu Ltd | Semiconductor device and method for the production thereof |
EP0109692A1 (en) * | 1982-11-22 | 1984-05-30 | Nissan Motor Co., Ltd. | Semiconductor device for a MOSFET |
Also Published As
Publication number | Publication date |
---|---|
EP0145583A3 (en) | 1987-12-23 |
EP0145583B1 (en) | 1991-02-27 |
JPS60117778A (en) | 1985-06-25 |
DE3484181D1 (en) | 1991-04-04 |
JPH058589B2 (en) | 1993-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4041518A (en) | MIS semiconductor device and method of manufacturing the same | |
US4703552A (en) | Fabricating a CMOS transistor having low threshold voltages using self-aligned silicide polysilicon gates and silicide interconnect regions | |
US5397715A (en) | MOS transistor having increased gate-drain capacitance | |
US4637124A (en) | Process for fabricating semiconductor integrated circuit device | |
EP0166167B1 (en) | A process for manufacturing a semiconductor device comprising p-channel and n-channel misfets | |
EP0248292B1 (en) | Semiconductor device having a high breakdown voltage | |
JPH08250728A (en) | Field-effect semiconductor device and manufacturing method thereof | |
US5256585A (en) | Process for fabricating a gate-drain overlapped semiconductor | |
EP0917194B1 (en) | Method of fabricating a semiconductor device including alignment of a contact hole | |
KR890004797B1 (en) | Mis type semiconductor device element on a semiconductor substrate having a well region | |
US5219770A (en) | Method for fabricating a MISFET including a common contact window | |
KR100221064B1 (en) | A fabrication method of semiconductor device | |
JP2549726B2 (en) | Semiconductor integrated circuit and manufacturing method thereof | |
US4966866A (en) | Method for manufacturing semiconductor device having gate electrodes of different conductivity types | |
US6150202A (en) | Method for fabricating semiconductor device | |
EP0145583B1 (en) | Metal insulator semiconductor device and method for the fabrication thereof | |
US7138311B2 (en) | Semiconductor integrated circuit device and manufacture method therefore | |
JP2759472B2 (en) | Method of manufacturing high voltage MOS field effect transistor | |
JP2778126B2 (en) | Method for manufacturing semiconductor device | |
KR930008022B1 (en) | Semiconductor device | |
JP3314341B2 (en) | Method of forming C-MOS gate array and base contact | |
JP2990288B2 (en) | Gate array | |
JP2596341B2 (en) | Semiconductor integrated circuit device and method of manufacturing the same | |
JPH03191574A (en) | Semiconductor device | |
JP2982393B2 (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19880604 |
|
17Q | First examination report despatched |
Effective date: 19880829 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REF | Corresponds to: |
Ref document number: 3484181 Country of ref document: DE Date of ref document: 19910404 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19920903 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19921127 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19930129 Year of fee payment: 9 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19931130 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19931130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19940729 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19940802 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |