EP0106942A3 - Driving system for plasma panel display system - Google Patents

Driving system for plasma panel display system Download PDF

Info

Publication number
EP0106942A3
EP0106942A3 EP83106653A EP83106653A EP0106942A3 EP 0106942 A3 EP0106942 A3 EP 0106942A3 EP 83106653 A EP83106653 A EP 83106653A EP 83106653 A EP83106653 A EP 83106653A EP 0106942 A3 EP0106942 A3 EP 0106942A3
Authority
EP
European Patent Office
Prior art keywords
panel display
plasma panel
circuitry
driving system
low voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP83106653A
Other languages
German (de)
French (fr)
Other versions
EP0106942A2 (en
Inventor
William John Martin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of EP0106942A2 publication Critical patent/EP0106942A2/en
Publication of EP0106942A3 publication Critical patent/EP0106942A3/en
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/296—Driving circuits for producing the waveforms applied to the driving electrodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of Gas Discharge Display Tubes (AREA)

Abstract

A driving system for a plasma panel display which uses VFETs for output switches controls the transition time of an output waveform 95 to a constant time. Transformerless circuitry (110, 130) for communicating low voltage digital logic signals across a floating boundary to VFET control circuitry is provided. Low voltage control circuitry (120, 140) is isolated from high voltage sources by semiconductor circuitry which eliminates the need for transformer isolation techniques. In an alternative embodiment, the transition of an output waveform is controlled at a constant slew rate.
EP83106653A 1982-09-30 1983-07-07 Driving system for plasma panel display system Ceased EP0106942A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US43186482A 1982-09-30 1982-09-30
US431864 1982-09-30

Publications (2)

Publication Number Publication Date
EP0106942A2 EP0106942A2 (en) 1984-05-02
EP0106942A3 true EP0106942A3 (en) 1985-05-02

Family

ID=23713777

Family Applications (1)

Application Number Title Priority Date Filing Date
EP83106653A Ceased EP0106942A3 (en) 1982-09-30 1983-07-07 Driving system for plasma panel display system

Country Status (2)

Country Link
EP (1) EP0106942A3 (en)
JP (1) JPS5961886A (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4571527A (en) * 1982-09-30 1986-02-18 International Business Machines Corporation VFET Driving circuits for plasma panel display systems
JP2902019B2 (en) * 1989-12-05 1999-06-07 日本放送協会 Method and apparatus for driving gas discharge display panel
KR100271481B1 (en) * 1993-08-25 2000-11-15 김순택 Cathod driving circuit of plasma display panel
JP2891280B2 (en) * 1993-12-10 1999-05-17 富士通株式会社 Driving device and driving method for flat display device
US5929656A (en) * 1997-05-16 1999-07-27 Motorola, Inc. Method and apparatus for driving a capacitive display device
US6426732B1 (en) 1997-05-30 2002-07-30 Nec Corporation Method of energizing plasma display panel
WO2000014711A2 (en) 1998-09-04 2000-03-16 Matsushita Electric Industrial Co., Ltd. Driving method and apparatus for a display panel with high image quality and high luminous efficiency

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4180762A (en) * 1978-05-05 1979-12-25 Interstate Electronics Corp. Driver circuitry for plasma display panel
US4200822A (en) * 1978-05-15 1980-04-29 Owens-Illinois, Inc. MOS Circuit for generating a square wave form
EP0044182A2 (en) * 1980-07-07 1982-01-20 Interstate Electronics Corporation Plasma display panel drive

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5171635A (en) * 1974-12-18 1976-06-21 Fujitsu Ltd Gasuhodenpaneruno kudohoshiki
JPS601633B2 (en) * 1975-04-03 1985-01-16 富士通株式会社 Gas discharge panel drive method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4180762A (en) * 1978-05-05 1979-12-25 Interstate Electronics Corp. Driver circuitry for plasma display panel
US4200822A (en) * 1978-05-15 1980-04-29 Owens-Illinois, Inc. MOS Circuit for generating a square wave form
EP0044182A2 (en) * 1980-07-07 1982-01-20 Interstate Electronics Corporation Plasma display panel drive

Also Published As

Publication number Publication date
JPS5961886A (en) 1984-04-09
EP0106942A2 (en) 1984-05-02
JPH0377997B2 (en) 1991-12-12

Similar Documents

Publication Publication Date Title
DE3573052D1 (en) Signal timing circuits
EP0106942A3 (en) Driving system for plasma panel display system
DE58905996D1 (en) DC voltage supply system with several DC voltage sources.
GB1525544A (en) Transistorized power supply circuit
AU575717B2 (en) Charge transfer device
EP0177280A3 (en) Dynamically controllable output logic circuit
JPS6481082A (en) Arithmetic circuit
JPS6477314A (en) Semiconductor circuit
TW431067B (en) Single source differential circuit
JPS6437117A (en) Bipolar multiplexer and selective buffer circuit applied to it
GB1508779A (en) Controlled ac power supply circuits
AU584125B2 (en) Telephone line circuit
JPS6410404A (en) Control system for variable gain amplifier
JPS5689105A (en) Power amplifying device
AU566277B2 (en) Constant current drive for switching power supply
JPS57183295A (en) Speed controller
JPS53103338A (en) Large-scale integrated circuit
JPS5653572A (en) Gate pulse generating method for thyristor converter
JPS5778597A (en) Generation of control signal for alternate plasma panel and plasma panel controlled by signal generated thereby
JPS5749396A (en) Pulse motor driving system
JPS5710518A (en) Controlling method for electric charge transfer delay line
JPS57152586A (en) Driving method of detecting amplifying circuit
JPS52141162A (en) Sample hold circuit
SU1298846A1 (en) Amplifier
JPS53133723A (en) Controller for pulse-with controller inverter

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19840724

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19860930

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 19880812

APAF Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOSCREFNE

RIN1 Information on inventor provided before grant (corrected)

Inventor name: MARTIN, WILLIAM JOHN