EP0078193B1 - Control circuit for an ac plasma panel - Google Patents

Control circuit for an ac plasma panel Download PDF

Info

Publication number
EP0078193B1
EP0078193B1 EP82401897A EP82401897A EP0078193B1 EP 0078193 B1 EP0078193 B1 EP 0078193B1 EP 82401897 A EP82401897 A EP 82401897A EP 82401897 A EP82401897 A EP 82401897A EP 0078193 B1 EP0078193 B1 EP 0078193B1
Authority
EP
European Patent Office
Prior art keywords
integrated
circuit
integrated circuits
voltage
amplifiers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
EP82401897A
Other languages
German (de)
French (fr)
Other versions
EP0078193A1 (en
Inventor
Louis Delgrange
Jacques Deschamps
Françoise Vialettes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Publication of EP0078193A1 publication Critical patent/EP0078193A1/en
Application granted granted Critical
Publication of EP0078193B1 publication Critical patent/EP0078193B1/en
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/296—Driving circuits for producing the waveforms applied to the driving electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/292—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for reset discharge, priming discharge or erase discharge occurring in a phase other than addressing
    • G09G3/2927—Details of initialising
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/293—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for address discharge
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/297—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using opposed discharge type panels

Definitions

  • the present invention relates to a control circuit for an alternating type plasma panel.
  • Plasma panels of the alternative type are well known in the prior art, in particular by French patent application No. 7,804,893, published under No. 2,417,848 in the name of THOMSON-CSF and by the article published in the "THOMSON-CSF Technical Review", June 1978, volume 10, n ° 2, pages 249 to 275.
  • Each cell is constituted by the gas space located at the intersection of two electrodes belonging to two networks of orthogonal electrodes and is subjected to control signals formed by the difference of the voltages applied to the two electrodes between which it is located.
  • control signals mention may be made of the registration signals which cause the cells to ignite, the erasure signals which extinguish the cells and the maintenance signals which keep the cells in their initial state, namely the state off, i.e. the status on.
  • control circuits for plasma panels of the alternative type which allow the development of control signals for the panels.
  • plasma panel control circuits comprising a multiplexing network which makes it possible to reduce the number of amplifiers used for the production of selective signals, that is to say registration and erasure signals, which, unlike maintenance signals, must only act on selected cells.
  • This multiplexing network can be achieved by associating with each electrode two diodes and a resistor.
  • the present invention relates to a circuit for control of plasma panels of the alternative type which does not have the drawbacks encountered on known control circuits.
  • the present invention relates to a control circuit for an alternating type plasma panel, comprising integrated circuits ensuring the generation of the recording and erasing signals of the panel and which comprise diode networks, maintenance signals. being produced by output amplifiers, all these signals being applied between two electrodes belonging to two networks of orthogonal electrodes, characterized in that the output amplifiers are produced by at least one non-integrated amplifier and in that the network of diodes each integrated circuit is connected to the outputs of the respective non-integrated amplifiers and to the electrodes of a network; during the preparation of the recording and erasing signals, these diode networks ensuring the non-intervention of the non-integrated amplifiers and during the development of the maintenance signals, these diode networks ensuring the circulation of the currents maintenance between amplifiers and electrodes without the other elements of integrated circuits being used.
  • FIG. 1 is a diagram showing the organization of the control circuit according to the invention.
  • This plasma panel which bears the reference 1.
  • This plasma panel comprises two networks of orthogonal electrodes, the electrodes of which bear the references x, to X n and y, to y n .
  • the control circuit according to the invention consists of integrated circuits and amplifiers.
  • the electrodes x, to Xn are controlled by integrated circuits which bear the reference X. These integrated circuits are associated with a single amplifier which bears the reference 2.
  • the integrated circuits X are supplied with DC voltages of values 0 Volt, 12 Volts and 100 Volts and by a low voltage slope signal which generally increases from 0 to 12 Volts.
  • these integrated circuits X receive orders in low voltage logic which define the signal to be executed, its duration and the electrodes of the panel to be addressed.
  • the electrodes y, at y n are controlled by integrated circuits which bear the reference Y.
  • Two amplifiers 3 and 4 are associated with these integrated circuits.
  • the integrated circuits Y are supplied with _ continuous voltages of values 0 Volt, 12 Volts, + 100 Volts and -100 Volts.
  • Each integrated circuit X and Y generally makes it possible to control 32 electrodes of the panel.
  • a plasma panel comprising 256 electrodes at x and 256 electrodes at y will have its control circuit made up of 8 integrated circuits X and a single amplifier for controlling the network of electrodes at x, and 8 integrated circuits Y and of two amplifiers for controlling the array of electrodes in y.
  • Figures 2 and 3 are diagrams showing the structure of the integrated circuits X and Y used in the control circuit according to the invention.
  • Each integrated circuit X and Y has three parts: a logic circuit 5, a low voltage / high voltage interface circuit 6 and a network of diodes 8. We will study each of these parts.
  • a logic circuit 5 which receives orders in low voltage logic defining the signal to be executed, its duration and the electrodes of the panel to be addressed.
  • This logic circuit 5 is supplied by a direct voltage of 12 Volts.
  • This interface circuit comprises means symbolized by switches, 1 2 in FIG. 2 and 1 4 in FIG. 3. These means make it possible to carry each electrode of the panel at two different levels, for the integrated circuits X of FIG. 2 which are associated with a single amplifier 2, and at four different levels, for the integrated circuits Y of FIG. 3 which are associated with two amplifiers 3 and 4.
  • each switch 1 2 applies to the electrode at x of the panel to which it is connected, ie a voltage of 0 Volt, or a high voltage slope signal.
  • this interface circuit is supplied by DC voltages of 0 Volt, of + 100 Volts and by a low voltage slope signal which varies linearly generally between 0 and + 12 Volts.
  • This slope low voltage signal is amplified by an amplifier 7 which is part of the interface circuit 6 is enabling switches 1 2 applied to the panel electrodes is 0 Volt, a high slope signal voltage which varies linearly, generally, from 0 to 100 Volts.
  • each integrated circuit X with a low-voltage slope signal because this makes it possible to easily adapt the slope of the signal from the outside to the characteristics of the various plasma panels.
  • each switch 1 4 applies to the electrode at y of the panel to which it is connected, ie a voltage of 0 Volt. either a voltage of substantially + 100 volts, or a voltage of substantially ⁇ 100 volts.
  • a voltage of 0 Volt. either a voltage of substantially + 100 volts, or a voltage of substantially ⁇ 100 volts.
  • each switch 1 4 does not impose any voltage on the electrode at y of the panel to which it is connected and has a high impedance to the network of diodes 8 which follows it.
  • the switches 1 4 are placed in this last position which isolates them from the diode network 8 which follows them on the integrated circuit Y.
  • the interface circuit 6 of FIG. 3 receives supply voltages of 0 Volt, of substantially + 100 Volts and of substantially ⁇ 100 Volts.
  • a network of diodes 8 which provides the connection between, on the one hand, the outputs of the circuit low voltage / high voltage interface 6 and, on the other hand, the outputs of amplifiers 2, 3 and 4 and the panel electrodes.
  • each output of the interface circuit 6 is connected to two diodes D, and D 2 mounted head to tail.
  • Diode D has its cathode connected to an output of the interface circuit and its anode connected to ground.
  • Diode D 2 has its anode connected to an output of the interface circuit and its cathode connected to the output of amplifier 2.
  • each output of the interface circuit 6 is also connected to two diodes D 3 and D 4 mounted head to tail.
  • Diode D 3 has its cathode connected to an output of the interface circuit and its anode connected to the output of amplifier 3.
  • Diode D 4 has its anode connected to an output of the interface circuit and its cathode connected to the output of amplifier 4.
  • FIGS. 4a to e relate to the development of the maintenance signals.
  • FIG. 4a the voltage of 0 Volt applied to the electrodes of the front face and which has been called V x has been shown .
  • FIG. 4b the voltage in battens applied to the electrodes of the rear face and which has been called Vy, has been shown.
  • FIG. 4c represents the voltage in slots Vx-Vy applied to each cell of the panel.
  • FIG. 4c shows the memory voltage V m at the terminals of each cell.
  • Maintenance signals do not change the condition of the cells. When a cell is turned off. her memory voltage remains zero when it receives the maintenance signal. When a cell is on, there is an inversion of the memory voltage V M each time the maintenance signal alternates.
  • FIG. 4d represents the discharge current i created by the maintenance signals in the lit cells.
  • This discharge current is in the form of pulses which change sign with each alternation of the maintenance signal.
  • FIG. 4e represents the pulses of light emitted by a cell which is in the on state and which receives the maintenance signal.
  • the control circuit which generates the maintenance signal must supply or accept, according to its direction, the discharge current which is a few tens of micro-amperes per cell lit and this for 0.1 to 0.2 microseconds.
  • Each integrated circuit X in FIG. 2 must maintain the electrodes at x to which they are connected at 0 Volt.
  • each electrode at x is connected to the amplifier 2 via the diode D 2 .
  • the amplifier maintains the voltage of 0 Volt on its output during the alternation of the maintenance signal where the control circuit must accept the discharge current I + .
  • Diode D 2 is forward biased and lets current I + flow. Throughout the duration of the maintenance signal, the low voltage / high voltage interface circuit 6 supplies a voltage of 0 Volt.
  • the diode D 1 is reverse biased and the current I + cannot therefore cross it.
  • each electrode is connected to the cathode of the diode D 1 whose anode is connected to ground.
  • the amplifier 2 has its output equal to or greater than 0 Volt.
  • the discharge current 1- flows from ground to the electrodes through the diodes D 1 and without passing through the diodes D 2 .
  • each integrated circuit Y of FIG. 3 must apply to the electrodes at which it is connected, square-wave voltages of + 100 Volts and -100 Volts approximately.
  • each electrode at y is connected to the amplifier 4, via the diode D 4 .
  • the output of amplifier 4 is then substantially equal to -100 Volts and amplifier 4 carries the electrodes to -100 Volts.
  • the output of the amplifier 3 is also substantially -100 volts, so the diode D 3 is in reverse and the current I + cannot cross it.
  • the low voltage / high voltage interface circuit 6 does not impose any voltage on the electrodes at y.
  • the switches 1 4 are in their fourth position.
  • the discharge current 1- which goes from the integrated circuits Y to the electrodes therein is supplied, during one of the alternations of the maintenance signal, by the amplifier 3 via the diode D 3 .
  • the output of amplifier 3 is then substantially + 100 Volts and amplifier 3 carries the panel electrodes to + 100 Volts.
  • the output of the amplifier 4 is also substantially + 100 volts, the diode D 4 is reverse biased and the current 1- cannot cross it.
  • control circuit according to the invention allows the generation of the maintenance signals
  • FIGS. 5 and 6a to h After having explained how the control circuit according to the invention allows the generation of the maintenance signals, we will now explain how it allows the generation of the selective signals using FIGS. 5 and 6a to h.
  • FIG. 5 schematically represents four cells C 11 , C 12 , C 21 and C 22 of a plasma panel. These cells are located at the intersections of two horizontal electrodes X 1 and X 2 , and two vertical electrodes y 1 and y z .
  • FIGS. 6a to d represent the voltages V x1 , V X2 , Vy1 and Vy 2 to be applied to the electrodes X 1 , x 2 , Y 1 and y 2 so as to maintain the cells C 11 , C 12 , and C 21 in their initial state, and enter cell C 22 ⁇
  • the voltages V y1 and Vy 2 are formed by a series of two or three slots at + or -100 volts.
  • Figures 6e to h represent the voltages obtained at the terminals of cells C 11 , C 12 , C 21 and C 22 ⁇ The memory voltage of these cells is shown in broken lines.
  • the integrated circuit X in FIG. 2 is used.
  • the two positions of the switches 1 2 make it possible to obtain a voltage of 0 Volt and a ramp of increasing voltage from 0 to 100 Volts, then stabilizing at 100 Volts if desired.
  • the voltage at the output of amplifier 2 is then fixed at + 100 Volts.
  • the diode D 2 is constantly in reverse and the amplifier 2 does not intervene.
  • the integrated circuit Y of FIG. 3 is used.
  • the switches 1 3 make it possible to obtain voltages of ⁇ 100 volts, + 100 volts and 0 volts.
  • the output voltage of amplifier 3 is then fixed at -100 Volts and the output voltage of amplifier 4 is then fixed at + 100 Volts.
  • diodes D 3 and D 4 are constantly in reverse and amplifiers 3 and 4 do not intervene.
  • the diode networks 8 of the integrated circuits X, Y ensure the non-intervention of the amplifiers 2, 3 and 4 and during the preparation of the signals d 'maintenance, these diode networks ensure the circulation of the maintenance currents I + , 1- between the amplifiers and the electrodes, without the other elements of the integrated circuits being used.
  • these amplifiers are generally produced in bipolar technology and have a low output resistance unlike integrated circuits which have a high output resistance.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Description

La présente invention concerne un circuit de commande d'un panneau à plasma de type alternatif.The present invention relates to a control circuit for an alternating type plasma panel.

Les panneaux à plasma de type alternatif sont bien connus de l'art antérieur, notamment par la demande de brevet français n° 7 804 893, publiée sous le n° 2 417 848. au nom de THOMSON-CSF et par l'article paru dans la « Revue Technique THOMSON-CSF », juin 1978, volume 10, n° 2, pages 249 à 275.Plasma panels of the alternative type are well known in the prior art, in particular by French patent application No. 7,804,893, published under No. 2,417,848 in the name of THOMSON-CSF and by the article published in the "THOMSON-CSF Technical Review", June 1978, volume 10, n ° 2, pages 249 to 275.

Ces panneaux comportent un grand nombre de cellules disposées sous forme matricielle. Chaque cellule est constituée par l'espace gazeux situé à l'intersection de deux électrodes appartenant à deux réseaux d'électrodes orthogonaux et se trouve soumise à des signaux de commande constitués par la différence des tensions appliquées aux deux électrodes entre lesquelles elle se trouve.These panels include a large number of cells arranged in a matrix form. Each cell is constituted by the gas space located at the intersection of two electrodes belonging to two networks of orthogonal electrodes and is subjected to control signals formed by the difference of the voltages applied to the two electrodes between which it is located.

Parmi les signaux de commande, on peut citer les signaux d'inscription qui provoquent l'allumage des cellules, les signaux d'effacement qui éteignent les cellules et les signaux d'entretien qui conservent les cellules dans leur état initial, soit l'état éteint, soit l'état allumé.Among the control signals, mention may be made of the registration signals which cause the cells to ignite, the erasure signals which extinguish the cells and the maintenance signals which keep the cells in their initial state, namely the state off, i.e. the status on.

On connaît, dans l'art antérieur, des circuits de commande de panneaux à plasma de type alternatif qui permettent l'élaboration des signaux de commande des panneaux. On connaît, notamment par l'article déjà cité, des circuits de commande de panneaux à plasma comportant un réseau de multiplexage qui permet de réduire le nombre 'd'amplificateurs servant à l'élaboration des signaux sélectifs, c'est-à-dire des signaux d'inscription et d'effacement, qui, au contraire des signaux d'entretien, ne doivent agir que sur des cellules sélectionnées.There are known, in the prior art, control circuits for plasma panels of the alternative type which allow the development of control signals for the panels. There are known, in particular from the aforementioned article, plasma panel control circuits comprising a multiplexing network which makes it possible to reduce the number of amplifiers used for the production of selective signals, that is to say registration and erasure signals, which, unlike maintenance signals, must only act on selected cells.

Ce réseau de multiplexage peut être réalisé en associant à chaque électrode deux diodes et une résistance.This multiplexing network can be achieved by associating with each electrode two diodes and a resistor.

Les circuits de commande comportant un réseau de multiplexage présentent les inconvénients suivants :

  • ils comportent un nombre important d'amplificateurs ou de transistors, de résistances et de condensateurs, ils sont donc encombrants et leur consommation est élevée ;
Control circuits comprising a multiplexing network have the following drawbacks:
  • they include a large number of amplifiers or transistors, resistors and capacitors, they are therefore bulky and their consumption is high;

il est difficile de commander simultanément plusieurs électrodes.it is difficult to control several electrodes simultaneously.

On connaît aussi par l'article : « Bipolar integrated circuit plasma panel drive system •, de J. W. V. Miller et al, SID INTERNATIONAL SYMPOSIUM DIGEST OF TECHNICAL PAPERS, mai 1976, 1re édition, Lewis Winner, pages 58-59, New York (USA) et par l'article publié par Texas Instruments, en novembre 1980, Bulletin SCA-204 et intitulé « A. C. Plasma Display •, des circuits intégrés en technologie « BIDFET qui permettent de commander des panneaux à plasma de type alternatif.We also know by the article: “Bipolar integrated circuit plasma panel drive system •, by JWV Miller et al, SID INTERNATIONAL SYMPOSIUM DIGEST OF TECHNICAL PAPERS, May 1976, 1st edition, Lewis Winner, pages 58-59, New York (USA ) and by the article published by Texas Instruments, in November 1980, Bulletin SCA-204 and entitled "AC Plasma Display •, integrated circuits in BIDFET technology which allow to control plasma panels of alternative type.

Ces circuits intégrés comprennent, dans un même boîtier :

  • un circuit logique qui reçoit des ordres en logique basse tension qui définissent le signal à exécuter, sa durée et les électrodes du panneau à adresser ;
  • un circuit d'interface basse tension haute tension qui est commandé par le circuit logique et qui reçoit des tensions continues égales à 0 Volt et 100 Volts. Ce circuit comporte des moyens permettant de porter chaque électrode du panneau à deux niveaux différents 0 Volt et 100 Volts selon l'ordre appliqué au circuit logique. Ces moyens comportent notamment un circuit pour faire flotter les alimentations d'un circuit intégré qui est relié à l'un des réseaux d'électrodes, constitué d'un circuit de sortie à transistors dit totem-pole, dont les transistors de sortie sont protégés au moyen d'un réseau de deux diodes relié au générateur d'alimentation positive et à la tension de référence.
These integrated circuits include, in a single package:
  • a logic circuit which receives low voltage logic commands which define the signal to be executed, its duration and the electrodes of the panel to be addressed;
  • a low voltage high voltage interface circuit which is controlled by the logic circuit and which receives DC voltages equal to 0 Volts and 100 Volts. This circuit comprises means making it possible to bring each electrode of the panel to two different levels 0 Volt and 100 Volts according to the order applied to the logic circuit. These means include in particular a circuit for floating the power supplies of an integrated circuit which is connected to one of the networks of electrodes, consisting of a so-called totem-pole transistor output circuit, whose output transistors are protected by means of a network of two diodes connected to the positive supply generator and to the reference voltage.

Ces circuits intégrés présentent l'avantage par rapport aux circuits de commande réalisés en composants discrets :

  • d'être peu encombrants ;
  • d'être faciles à adresser, car l'utilisateur donne ses ordres en logique basse tension et applique une tension continue de 100 Volts aux circuits intégrés, au lieu d'être obligé de manipuler des crénaux haute tension ;
  • de permettre l'adressage simultané d'autant d'électrodes qu'on le veut.
These integrated circuits have the advantage over control circuits made of discrete components:
  • to be space-saving;
  • to be easy to address, because the user gives his orders in low voltage logic and applies a DC voltage of 100 volts to the integrated circuits, instead of being forced to handle high voltage slots;
  • allow simultaneous addressing of as many electrodes as desired.

Par contre, ces circuits intégrés présentent des inconvénients importants :

  • la technologie utilisée sur les circuits intégrés commercialisés jusqu'à présent limite l'amplitude des signaux de sortie à 100 Volts, alors que les signaux d'entretien sont des tensions en créneaux qui varient ordinairement entre -100 Volts et + 100 Volts. Il faut alors faire flotter les alimentations des circuits intégrés reliés à l'un des réseaux d'électrodes sur des créneaux de 100 Volts d'amplitude ;
  • les signaux de commande délivrés par ces circuits sont des créneaux de tensions. Il n'est plus possible d'obtenir des signaux d'effacement et d'inscription comportant une partie en pente comme cela est représenté notamment à la figure 3a et à la figure 4 de la demande de brevet précédemment citée. Or il est très intéressant d'utiliser des signaux d'effacement et d'inscription en pente, car cela permet de réaliser l'effacement et l'inscription sans avoir à effectuer des réglages délicats à cause de la dispersion des caractéristiques des cellules ;
  • enfin, les amplificateurs de sortie de ces circuits intégrés ont une résistance de sortie Ron beaucoup plus élevée (de l'ordre de 100 fois) que celle des amplificateurs en composants discrets. Cela provoque une nette diminution de la luminance des panneaux à plasma et peut même pour les grands panneaux provoquer une perte de l'information inscrite.
However, these integrated circuits have significant drawbacks:
  • the technology used on the integrated circuits marketed until now limits the amplitude of the output signals to 100 Volts, while the maintenance signals are voltages in niches which ordinarily vary between -100 Volts and + 100 Volts. It is then necessary to float the power supplies of the integrated circuits connected to one of the electrode networks on slots of 100 Volts amplitude;
  • the control signals delivered by these circuits are voltage slots. It is no longer possible to obtain erasure and registration signals comprising a sloping part as is shown in particular in FIG. 3a and in FIG. 4 of the previously cited patent application. Now, it is very advantageous to use erasure and writing signals on a slope, since this makes it possible to carry out erasing and writing without having to make delicate adjustments because of the dispersion of the characteristics of the cells;
  • finally, the output amplifiers of these integrated circuits have an output resistance R on much higher (of the order of 100 times) than that of the amplifiers in discrete components. This causes a marked decrease in the luminance of the plasma panels and may even for large panels cause a loss of the information recorded.

La présente invention concerne un circuit de commande de panneaux à plasma de type alternatif qui ne présente pas les inconvénients que l'on rencontre sur les circuits de commande connus.The present invention relates to a circuit for control of plasma panels of the alternative type which does not have the drawbacks encountered on known control circuits.

La présente invention concerne un circuit de commande d'un panneau à plasma de type alternatif, comportant des circuits intégrés assurant l'élaboration des signaux d'inscription et d'effacement du panneau et qui comportent des réseaux de diodes, des signaux d'entretien étant élaborés par des amplificateurs de sortie, tous ces signaux étant apliqués entre deux électrodes appartenant à deux réseaux d'électrodes orthogonaux, caractérisé en ce que les amplificateurs de sortie sont réalisés par au moins un amplificateur non intégré et en ce que le réseau de diodes de chaque circuit intégré est relié aux sorties des amplificateurs respectifs non intégrés et aux électrodes d'un réseau ; lors de l'élaboration des signaux d'inscription et d'effacement, ces réseaux de diodes assurant la non-intervention des amplificateurs non intégrés et lors de l'élaboration des signaux d'entretien, ces réseaux de diodes assurant la circulation des courants d'entretien entre les amplificateurs et les électrodes sans que les autres éléments des circuits intégrés soient utilisés.The present invention relates to a control circuit for an alternating type plasma panel, comprising integrated circuits ensuring the generation of the recording and erasing signals of the panel and which comprise diode networks, maintenance signals. being produced by output amplifiers, all these signals being applied between two electrodes belonging to two networks of orthogonal electrodes, characterized in that the output amplifiers are produced by at least one non-integrated amplifier and in that the network of diodes each integrated circuit is connected to the outputs of the respective non-integrated amplifiers and to the electrodes of a network; during the preparation of the recording and erasing signals, these diode networks ensuring the non-intervention of the non-integrated amplifiers and during the development of the maintenance signals, these diode networks ensuring the circulation of the currents maintenance between amplifiers and electrodes without the other elements of integrated circuits being used.

Le circuit de commande, selon la présente invention, permet de cumuler les avantages des circuits intégrés et des amplificateurs en éléments discrets, en ce qui concerne :

  • le faible encombrement ;
  • la facilité d'adressage en logique basse tension, et l'adressage simultané de plusieurs électrodes.
The control circuit, according to the present invention, makes it possible to combine the advantages of integrated circuits and amplifiers in discrete elements, with regard to:
  • small footprint;
  • the ease of addressing in low voltage logic, and the simultaneous addressing of several electrodes.

Le circuit de commande, selon la présente invention, présente, en outre, des avantages particuliers qui sont énumérés ci-dessous :

  • la consommation du circuit selon l'invention est plus faible que celle d'un circuit de commande n'utilisant que des circuits intégrés, car dans le circuit selon l'invention, seuls les amplificateurs non intégrés sont actifs lors de l'élaboration des signaux d'entretien ;
  • on utilise, selon l'invention, des circuits intégrés dont l'amplitude des signaux de sortie est de 200 Volts. Il n'est donc plus nécessaire de faire « flotter les alimentations comme c'est le cas avec les circuits intégrés commercialisés dont l'amplitude des signaux de sortie ne dépasse pas 100 Volts ;
  • on élabore avec le circuit selon l'invention des signaux d'effacement et d'inscription qui comportent une partie en pente ;
  • il n'y a pas de perte de luminance, ni de perte d'information dans les panneaux à plasma utilisant le circuit de commande selon l'invention, bien que la résistance de sortie des amplificateurs des circuits intégrés utilisés soit élevée. En effet, seuls les amplificateurs non intégrés sont utilisés pour l'élaboration des signaux d'entretien ; ces amplificateurs sont généralement réalisés en technologie bipolaire et présentent une faible résistance de sortie Ron. A chaque alternance du signal d'entretien, il passe dans chaque cellule allumée un courant de décharge qui inverse la tension de mémoire de la cellule. Il faut que le circuit qui permet l'élaboration des signaux d'entretien puisse fournir ou accepter ce courant de décharge, qui est de quelques dizaines de micro-Ampères par cellule allumée, pendant 0,1 à 0,2 µs, sans que le signal d'entretien soit déformé. Il est donc nécessaire que le circuit qui permet l'élaboration des signaux d'entretien ait une faible résistance de sortie, c'est ce qui se passe dans le circuit de commande selon l'invention. Lors de l'élaboration des signaux d'inscription ou d'effacement, il n'y a pas ou presque de courant de décharge. Ces signaux peuvent donc être sans inconvénients élaborés par des circuits intégrés à résistance de sortie élevée.
The control circuit according to the present invention, moreover, presents particular advantages which are listed below:
  • the consumption of the circuit according to the invention is lower than that of a control circuit using only integrated circuits, because in the circuit according to the invention, only the non-integrated amplifiers are active during the processing of the signals maintenance;
  • integrated circuits are used, the amplitude of the output signals of which is 200 volts. It is therefore no longer necessary to "float the power supplies as is the case with commercial integrated circuits whose amplitude of the output signals does not exceed 100 Volts;
  • erasing and writing signals which have a sloping part are developed with the circuit according to the invention;
  • there is no loss of luminance, nor loss of information in the plasma panels using the control circuit according to the invention, although the output resistance of the amplifiers of the integrated circuits used is high. In fact, only the non-integrated amplifiers are used for the preparation of the maintenance signals; these amplifiers are generally produced in bipolar technology and have a low output resistance R on . Each time the maintenance signal alternates, a discharge current flows through each cell that reverses the memory voltage of the cell. It is necessary that the circuit which allows the development of the maintenance signals can supply or accept this discharge current, which is a few tens of micro-amperes per lit cell, for 0.1 to 0.2 µs, without the maintenance signal is distorted. It is therefore necessary that the circuit which allows the generation of the maintenance signals has a low output resistance, this is what happens in the control circuit according to the invention. During the generation of the recording or erasing signals, there is almost no discharge current. These signals can therefore be without drawbacks produced by integrated circuits with high output resistance.

D'autres objets, caractéristiques et résultats de l'invention ressortiront de la description suivante donnée à titre d'exemple non limitatif et illustrée par les figures annexées qui représentent :

  • la figure 1, un schéma montrant l'organisation du circuit de commande selon l'invention ;
  • les figures 2 et 3, des schémas montrant la structure des circuits intégrés utilisés dans le circuit de commande selon l'invention ;
  • les figures 4a et b, les tensions permettant l'élaboration des signaux d'entretien, la figure 4c, la tension d'entretien, et les figures 4d et e, le courant de décharge dans les cellules et les impulsions de lumière émises par les cellules ;
  • les figures 5 et 6 a à h, la représentation schématique de quelques cellules d'un panneau à plasma, des tensions élaborées par le circuit de commande selon l'invention et les signaux de commande reçus par les cellules.
Other objects, characteristics and results of the invention will emerge from the following description given by way of nonlimiting example and illustrated by the appended figures which represent:
  • FIG. 1, a diagram showing the organization of the control circuit according to the invention;
  • Figures 2 and 3, diagrams showing the structure of integrated circuits used in the control circuit according to the invention;
  • FIGS. 4a and b, the voltages allowing the development of the maintenance signals, FIG. 4c, the maintenance voltage, and FIGS. 4d and e, the discharge current in the cells and the light pulses emitted by the cells;
  • Figures 5 and 6 a to h, the schematic representation of a few cells of a plasma panel, voltages developed by the control circuit according to the invention and the control signals received by the cells.

Sur les différentes figures, les mêmes repères désignent les mêmes éléments, mais, pour des raisons de clarté, les cotes et proportions des divers éléments ne sont pas respectées.In the different figures, the same references designate the same elements, but, for reasons of clarity, the dimensions and proportions of the various elements are not observed.

La figure 1 est un schéma montrant l'organisation du circuit de commande selon l'invention.FIG. 1 is a diagram showing the organization of the control circuit according to the invention.

Sur cette figure, on a représenté un panneau à plasma qui porte la référence 1. Ce panneau à plasma comporte deux réseaux d'électrodes orthogonaux, dont les électrodes portent les références x, à Xn et y, à yn.In this figure, there is shown a plasma panel which bears the reference 1. This plasma panel comprises two networks of orthogonal electrodes, the electrodes of which bear the references x, to X n and y, to y n .

Le circuit de commande selon l'invention est constitué de circuits intégrés et d'amplificateurs.The control circuit according to the invention consists of integrated circuits and amplifiers.

Les électrodes x, à Xn sont commandées par des circuits intégrés qui portent la référence X. Ces circuits intégrés sont associés à un seul amplificateur qui porte la référence 2.The electrodes x, to Xn are controlled by integrated circuits which bear the reference X. These integrated circuits are associated with a single amplifier which bears the reference 2.

Les circuits intégrés X sont alimentés par des tensions continues de valeurs 0 Volt, 12 Volts et 100 Volts et par un signal en pente basse tension qui croît généralement de 0 à 12 Volts.The integrated circuits X are supplied with DC voltages of values 0 Volt, 12 Volts and 100 Volts and by a low voltage slope signal which generally increases from 0 to 12 Volts.

D'autre part, ces circuits intégrés X reçoivent des ordres en logique basse tension qui définissent le signal à exécuter, sa durée et les électrodes du panneau à adresser.On the other hand, these integrated circuits X receive orders in low voltage logic which define the signal to be executed, its duration and the electrodes of the panel to be addressed.

En ce qui concerne les électrodes y, à yn, elles sont commandées par des circuits intégrés qui portent la référence Y.As regards the electrodes y, at y n , they are controlled by integrated circuits which bear the reference Y.

Deux amplificateurs 3 et 4 sont associés à ces circuits intégrés.Two amplifiers 3 and 4 are associated with these integrated circuits.

Les circuits intégrés Y sont alimentés par des _ tensions continues de valeurs 0 Volt, 12 Volts, + 100 Volts et -100 Volts.The integrated circuits Y are supplied with _ continuous voltages of values 0 Volt, 12 Volts, + 100 Volts and -100 Volts.

Ils reçoivent comme les circuits intégrés X des ordres en logique basse tension.Like the integrated circuits X, they receive orders in low voltage logic.

Chaque circuit intégré X et Y permet généralement de commander 32 électrodes du panneau.Each integrated circuit X and Y generally makes it possible to control 32 electrodes of the panel.

Un panneau à plasma comportant 256 électrodes en x et 256 électrodes en y, aura son circuit de commande constitué de 8 circuits intégrés X et d'un seul amplificateur pour la commande du réseau d'électrodes en x, et de 8 circuits intégrés Y et de deux amplificateurs pour la commande du réseau d'électrodes en y.A plasma panel comprising 256 electrodes at x and 256 electrodes at y will have its control circuit made up of 8 integrated circuits X and a single amplifier for controlling the network of electrodes at x, and 8 integrated circuits Y and of two amplifiers for controlling the array of electrodes in y.

Les figures 2 et 3 sont des schémas montrant la structure des circuits intégrés X et Y utilisés dans le circuit de commande selon l'invention.Figures 2 and 3 are diagrams showing the structure of the integrated circuits X and Y used in the control circuit according to the invention.

Chaque circuit intégrés X et Y comporte trois parties : un circuit logique 5, un circuit d'interface basse tension/haute tension 6 et un réseau de diodes 8. On va étudier chacune de ces parties.Each integrated circuit X and Y has three parts: a logic circuit 5, a low voltage / high voltage interface circuit 6 and a network of diodes 8. We will study each of these parts.

On trouve d'abord un circuit logique 5 qui reçoit des ordres en logique basse tension définissant le signal à exécuter, sa durée et les électrodes du panneau à adresser. Ce circuit logique 5 est alimenté par une tension continue de 12 Volts.First there is a logic circuit 5 which receives orders in low voltage logic defining the signal to be executed, its duration and the electrodes of the panel to be addressed. This logic circuit 5 is supplied by a direct voltage of 12 Volts.

On trouve ensuite un circuit d'interface basse tension/haute tension 6 qui est commandé par le circuit logique 5.There is then a low voltage / high voltage interface circuit 6 which is controlled by the logic circuit 5.

Ce circuit d'interface comporte des moyens symbolisés par des interrupteurs, 12 sur la figure 2 et 14 sur la figure 3. Ces moyens permettent de porter chaque électrode du panneau à deux niveaux différents, pour les circuits intégrés X de la figure 2 qui sont associés à un seul amplificateur 2, et à quatre niveaux différents, pour les circuits intégrés Y de la figure 3 qui sont associés à deux amplificateurs 3 et 4.This interface circuit comprises means symbolized by switches, 1 2 in FIG. 2 and 1 4 in FIG. 3. These means make it possible to carry each electrode of the panel at two different levels, for the integrated circuits X of FIG. 2 which are associated with a single amplifier 2, and at four different levels, for the integrated circuits Y of FIG. 3 which are associated with two amplifiers 3 and 4.

Selon l'ordre appliqué au circuit logique 5 de la figure 2, cet ordre étant transmis par une électrode de commande C, chaque interrupteur 12 applique à l'électrode en x du panneau à laquelle il est relié soit une tension de 0 Volt, soit un signal en pente haute tension.According to the order applied to the logic circuit 5 of FIG. 2, this order being transmitted by a control electrode C, each switch 1 2 applies to the electrode at x of the panel to which it is connected, ie a voltage of 0 Volt, or a high voltage slope signal.

Il faut préciser que ce circuit d'interface est alimenté par des tensions continues de 0 Volt, de + 100 Volts et par un signal en pente basse tension qui varie linéairement généralement entre 0 et + 12 Volts. Ce signal en pente basse tension est amplifié par un amplificateur 7 qui fait partie du circuit d'interface 6, c'est ce qui permet aux interrupteurs 12 d'appliquer aux électrodes du panneau soit du 0 Volt, soit un signal en pente haute tension qui varie linéairement, généralement, de 0 à 100 Volts.It should be noted that this interface circuit is supplied by DC voltages of 0 Volt, of + 100 Volts and by a low voltage slope signal which varies linearly generally between 0 and + 12 Volts. This slope low voltage signal is amplified by an amplifier 7 which is part of the interface circuit 6 is enabling switches 1 2 applied to the panel electrodes is 0 Volt, a high slope signal voltage which varies linearly, generally, from 0 to 100 Volts.

Il est intéressant d'alimenter chaque circuit intégré X par un signal en pente basse tension car cela permet d'adapter, aisément, de l'extérieur, la pente du signal aux caractéristiques des différents panneaux à plasma.It is advantageous to supply each integrated circuit X with a low-voltage slope signal because this makes it possible to easily adapt the slope of the signal from the outside to the characteristics of the various plasma panels.

De même, selon l'ordre appliqué au circuit logique 5 de la figure 3, cet ordre étant transmis par une électrode de commande C, chaque interrupteur 14 applique à l'électrode en y du panneau à laquelle il est relié soit une tension de 0 Volt. soit une tension de sensiblement + 100 Volts, soit une tension de sensiblement―100 Volts. Il existe enfin une quatrième position de chaque interrupteur 14, dans laquelle chaque interrupteur 14 n'impose aucune tension à l'électrode en y du panneau à laquelle il est relié et présente une haute impédance au réseau de diodes 8 qui le suit. Pendant l'élaboration des signaux d'entretien, les interrupteurs 14 sont placés dans cette dernière position qui les isole du réseau de diodes 8 qui les suit sur le circuit intégré Y.Similarly, according to the order applied to the logic circuit 5 of FIG. 3, this order being transmitted by a control electrode C, each switch 1 4 applies to the electrode at y of the panel to which it is connected, ie a voltage of 0 Volt. either a voltage of substantially + 100 volts, or a voltage of substantially ― 100 volts. Finally, there is a fourth position of each switch 1 4 , in which each switch 1 4 does not impose any voltage on the electrode at y of the panel to which it is connected and has a high impedance to the network of diodes 8 which follows it. During the development of the maintenance signals, the switches 1 4 are placed in this last position which isolates them from the diode network 8 which follows them on the integrated circuit Y.

Le circuit d'interface 6 de la figure 3 reçoit des tensions d'alimentation de 0 Volt, de sensiblement + 100 Volts et de sensiblement ―100 Volts.The interface circuit 6 of FIG. 3 receives supply voltages of 0 Volt, of substantially + 100 Volts and of substantially ―100 Volts.

A la suite du circuit d'interface basse tension/haute tension 6, on trouve sur les circuits intégrés X et Y des figures 2 et 3, un réseau de diodes 8 qui assure la liaison entre, d'une part, les sorties du circuit d'interface basse tension/haute tension 6 et, d'autre part, les sorties des amplificateurs 2, 3 et 4 et les électrodes du panneau.Following the low voltage / high voltage interface circuit 6, there is on the integrated circuits X and Y of FIGS. 2 and 3, a network of diodes 8 which provides the connection between, on the one hand, the outputs of the circuit low voltage / high voltage interface 6 and, on the other hand, the outputs of amplifiers 2, 3 and 4 and the panel electrodes.

Sur la figure 2, on constate que chaque sortie du circuit d'interface 6 est reliée à deux diodes D, et D2 montées tête-bêche.In Figure 2, we see that each output of the interface circuit 6 is connected to two diodes D, and D 2 mounted head to tail.

La diode D, a sa cathode reliée à une sortie du circuit d'interface et son anode reliée à la masse. La diode D2 a son anode reliée à une sortie du circuit d'interface et sa cathode reliée à la sortie de l'amplificateur 2.Diode D has its cathode connected to an output of the interface circuit and its anode connected to ground. Diode D 2 has its anode connected to an output of the interface circuit and its cathode connected to the output of amplifier 2.

Sur la figure 3 également, on constate que chaque sortie du circuit d'interface 6 est également reliée à deux diodes D3 et D4 montées tête-bêche.Also in FIG. 3, it can be seen that each output of the interface circuit 6 is also connected to two diodes D 3 and D 4 mounted head to tail.

La diode D3 a sa cathode reliée à une sortie du circuit d'interface et son anode reliée à la sortie de l'amplificateur 3. La diode D4 a son anode reliée à une sortie du circuit d'interface et sa cathode reliée à la sortie de l'amplificateur 4.Diode D 3 has its cathode connected to an output of the interface circuit and its anode connected to the output of amplifier 3. Diode D 4 has its anode connected to an output of the interface circuit and its cathode connected to the output of amplifier 4.

Après avoir décrit la structure du circuit de commande selon l'invention, on va maintenant expliquer son fonctionnement.After describing the structure of the control circuit according to the invention, we will now explain its operation.

On va notamment expliquer ce fonctionnement à l'aide des figures 4a à e.We will in particular explain this operation using FIGS. 4a to e.

Les figures 4a à e concernent l'élaboration des signaux d'entretien.FIGS. 4a to e relate to the development of the maintenance signals.

On sait notamment réaliser les signaux d'entretien en maintenant les électrodes de la face avant du panneau à 0 Volt et en appliquant une tension en créneaux de + 100 Volts et- 100 Volts environ aux électrodes de la face arrière du panneau.It is known in particular to carry out the maintenance signals by maintaining the electrodes of the front face of the panel at 0 Volt and by applying a voltage in slots of + 100 Volts and - 100 Volts approximately to the electrodes of the rear face of the panel.

Sur la figure 4a, on a représenté la tension de 0 Volt appliquée aux électrodes de la face avant et que l'on a appelée Vx. Sur la figure 4b, on a représenté la tension en créneaux appliquée aux électrodes de la face arrière et que l'on a appelée Vy.In FIG. 4a, the voltage of 0 Volt applied to the electrodes of the front face and which has been called V x has been shown . In FIG. 4b, the voltage in battens applied to the electrodes of the rear face and which has been called Vy, has been shown.

La figure 4c, représente la tension en créneaux Vx- Vy appliquée à chaque céllule du panneau.FIG. 4c represents the voltage in slots Vx-Vy applied to each cell of the panel.

En trait discontinu, on a représenté sur la figure 4c la tension de mémoire Vm aux bornes de chaque cellule.In broken lines, FIG. 4c shows the memory voltage V m at the terminals of each cell.

Les signaux d'entretien ne modifient pas l'état des cellules. Lorsqu'une cellule est éteinte. sa tension de mémoire reste nulle lorsqu'elle reçoit le signal d'entretien. Lorsqu'une cellule est allumée, il y a inversion de la tension de mémoire VM à chaque alternance du signal d'entretien.Maintenance signals do not change the condition of the cells. When a cell is turned off. her memory voltage remains zero when it receives the maintenance signal. When a cell is on, there is an inversion of the memory voltage V M each time the maintenance signal alternates.

La figure 4d représente le courant de décharge i créé par les signaux d'entretien dans les cellules allumées.FIG. 4d represents the discharge current i created by the maintenance signals in the lit cells.

Ce courant de décharge se présente sous la forme d'impulsions qui changent de signe à chaque alternance du signal d'entretien.This discharge current is in the form of pulses which change sign with each alternation of the maintenance signal.

La figure 4e représente les impulsions de lumière émises par une cellule se trouvant à l'état allumée et qui reçoit le signal d'entretien.FIG. 4e represents the pulses of light emitted by a cell which is in the on state and which receives the maintenance signal.

Le circuit de commande qui élabore le signal d'entretien doit fournir ou accepter, selon son sens, le courant de décharge qui est de quelques dizaines de micro-Ampères par cellule allumée et cela pendant 0,1 à 0,2 microsecondes.The control circuit which generates the maintenance signal must supply or accept, according to its direction, the discharge current which is a few tens of micro-amperes per cell lit and this for 0.1 to 0.2 microseconds.

Chaque circuit intégré X de la figure 2 doit maintenir les électrodes en x auxquelles ils est relié à 0 Volt.Each integrated circuit X in FIG. 2 must maintain the electrodes at x to which they are connected at 0 Volt.

Pour accepter le courant de décharge I+ qui va des électrodes x vers les circuits intégrés X, chaque électrode en x est reliée à l'amplificateur 2 par l'intermédiaire de la diode D2. L'amplificateur maintient la tension de 0 Volt sur sa sortie pendant l'alternance du signal d'entretien où le circuit de commande doit accepter le courant de décharge I+. La diode D2 est polarisée en direct et laisse passer le courant I+. Pendant toute la durée du signal d'entretien, le circuit d'interface basse tension/haute tension 6 fournit une tension de 0 Volt. La diode D1 se trouve polarisée en inverse et le courant I+ ne peut donc la traverser.To accept the discharge current I + which goes from the electrodes x to the integrated circuits X, each electrode at x is connected to the amplifier 2 via the diode D 2 . The amplifier maintains the voltage of 0 Volt on its output during the alternation of the maintenance signal where the control circuit must accept the discharge current I + . Diode D 2 is forward biased and lets current I + flow. Throughout the duration of the maintenance signal, the low voltage / high voltage interface circuit 6 supplies a voltage of 0 Volt. The diode D 1 is reverse biased and the current I + cannot therefore cross it.

Pour fournir le courant de décharge I- qui va des circuits intégrés X vers les électrodes en x, chaque électrode est reliée à la cathode de la diode D1 dont l'anode est reliée à la masse. Pendant l'alternance du signal d'entretien où le circuit de commande doit fournir le courant de décharge I-, l'amplificateur 2 a sa sortie égale ou supérieure à 0 Volt. Le courant de décharge 1- circule de la masse vers les électrodes à travers les diodes D1 et sans traverser les diodes D2.To supply the discharge current I- which goes from the integrated circuits X to the electrodes at x, each electrode is connected to the cathode of the diode D 1 whose anode is connected to ground. During the alternation of the maintenance signal where the control circuit must supply the discharge current I - , the amplifier 2 has its output equal to or greater than 0 Volt. The discharge current 1- flows from ground to the electrodes through the diodes D 1 and without passing through the diodes D 2 .

Pour imposer la tension de 0 Volt sur les électrodes en x du panneau et fournir ou accepter les courants de décharge, on est conduit à utiliser un amplificateur. En effet, si on disposait deux diodes tête-bêche connectées à la masse à chaque sortie du circuit d'interface, on court-circui- terait tous les signaux de sortie du circuit d'interface.To impose the voltage of 0 Volt on the x electrodes of the panel and supply or accept the discharge currents, one is led to use an amplifier. Indeed, if there were two head-to-tail diodes connected to ground at each output of the interface circuit, all the output signals of the interface circuit would be short-circuited.

Pour l'élaboration des signaux d'entretien, chaque circuit intégré Y de la figure 3 doit appliquer aux électrodes en y auxquelles il est relié des tensions en créneaux de + 100 Volts et -100 Volts environ.For the development of the maintenance signals, each integrated circuit Y of FIG. 3 must apply to the electrodes at which it is connected, square-wave voltages of + 100 Volts and -100 Volts approximately.

Pour accepter le courant de décharge I+ qui va des électrodes en y vers les circuits intégrés Y pendant l'une des alternances du signal d'entretien, chaque électrode en y est reliée à l'amplificateur 4, par l'intermédiaire de la diode D4. La sortie de l'amplificateur 4 est, alors égale à sensiblement -100 Volts et l'amplificateur 4 porte les électrodes à -100 Volts.To accept the discharge current I + which goes from the electrodes at y to the integrated circuits Y during one of the alternations of the maintenance signal, each electrode at y is connected to the amplifier 4, via the diode D 4 . The output of amplifier 4 is then substantially equal to -100 Volts and amplifier 4 carries the electrodes to -100 Volts.

. Pendant cette alternance du signal d'entretien, la sortie de l'amplificateur 3 est également de sensiblement -100 Volts, ainsi la diode D3 est en inverse et le courant I+ ne peut la traverser. Pendant toute la durée du signal d'entretien, le circuit d'interface basse tension/haute tension 6 n'impose aucune tension aux électrodes en y. Les interrupteurs 14 sont dans leur quatrième position.. During this alternation of the maintenance signal, the output of the amplifier 3 is also substantially -100 volts, so the diode D 3 is in reverse and the current I + cannot cross it. During the entire duration of the maintenance signal, the low voltage / high voltage interface circuit 6 does not impose any voltage on the electrodes at y. The switches 1 4 are in their fourth position.

Le courant de décharge 1- qui va des circuits intégrés Y vers les électrodes en y est fourni, pendant l'une des alternances du signal d'entretien, par l'amplificateur 3 par l'intermédiaire de la diode D3. La sortie de l'amplificateur 3 est alors de sensiblement + 100 Volts et l'amplificateur 3 porte les électrodes du panneau à + 100 Volts.The discharge current 1- which goes from the integrated circuits Y to the electrodes therein is supplied, during one of the alternations of the maintenance signal, by the amplifier 3 via the diode D 3 . The output of amplifier 3 is then substantially + 100 Volts and amplifier 3 carries the panel electrodes to + 100 Volts.

Pendant cette alternance du signal d'entretien, la sortie de l'amplificateur 4 est aussi de sensiblement + 100 Volts, la diode D4 se trouve polarisée en inverse et le courant 1- ne peut la traverser.During this alternation of the maintenance signal, the output of the amplifier 4 is also substantially + 100 volts, the diode D 4 is reverse biased and the current 1- cannot cross it.

Après avoir expliqué comment le circuit de commande selon l'invention permet l'élaboration des signaux d'entretien, on va maintenant expliquer comment il permet l'élaboration des signaux sélectifs à l'aide des figures 5 et 6a à h.After having explained how the control circuit according to the invention allows the generation of the maintenance signals, we will now explain how it allows the generation of the selective signals using FIGS. 5 and 6a to h.

La figure 5 représente de façon schématique quatre cellules C11, C12, C21et C22 d'un panneau à plasma. Ces cellules sont situées aux intersections de deux électrodes horizontales X1 et X2, et de deux électrodes verticales y1 et yz.FIG. 5 schematically represents four cells C 11 , C 12 , C 21 and C 22 of a plasma panel. These cells are located at the intersections of two horizontal electrodes X 1 and X 2 , and two vertical electrodes y 1 and y z .

Les figures 6a à d représentent les tensions Vx1, VX2, Vy1 et Vy2 à appliquer aux électrodes X1, x2, Y1 et y2 de façon à entretenir les cellules C11, C12, et C21 dans leur état initial, et à inscrire la cellule C22· FIGS. 6a to d represent the voltages V x1 , V X2 , Vy1 and Vy 2 to be applied to the electrodes X 1 , x 2 , Y 1 and y 2 so as to maintain the cells C 11 , C 12 , and C 21 in their initial state, and enter cell C 22 ·

On remarque sur la figure 6a que la tension Vxl est une tension nulle, on remarque sur la figure 6b que la tension Vx2 comporte une rampe de tension qui croît de 0 à + 100 Volts se stabilise à 100 Volts puis revient à 0.We note in Figure 6a that the voltage V xl is a zero voltage, we notice in Figure 6b that the voltage V x2 has a voltage ramp which increases from 0 to + 100 Volts stabilizes at 100 Volts and then returns to 0.

Les tensions Vy1 et Vy2 sont constituées par une suite de deux ou trois créneaux à + ou -100 Volts.The voltages V y1 and Vy 2 are formed by a series of two or three slots at + or -100 volts.

Les figures 6e à h représentent les tensions obtenues aux bornes des cellules C11, C12, C21 et C22· On a représenté en trait discontinu la tension de mémoire de ces cellules.Figures 6e to h represent the voltages obtained at the terminals of cells C 11 , C 12 , C 21 and C 22 · The memory voltage of these cells is shown in broken lines.

Pour élaborer les tensions Vx1 et Vx2, on utilise le circuit intégré X de la figure 2. Les deux positions des interrupteurs 12 permettent d'obtenir une tension de 0 Volt et une rampe de tension croissant de 0 à 100 Volts, puis se stabilisant à 100 Volts si on le désire. La tension en sortie de l'amplificateur 2 est alors fixée à + 100 Volts. Lors de l'élaboration des signaux sélectifs, la diode D2 est constamment en inverse et l'amplificateur 2 n'intervient pas.To develop the voltages V x1 and V x2 , the integrated circuit X in FIG. 2 is used. The two positions of the switches 1 2 make it possible to obtain a voltage of 0 Volt and a ramp of increasing voltage from 0 to 100 Volts, then stabilizing at 100 Volts if desired. The voltage at the output of amplifier 2 is then fixed at + 100 Volts. During the preparation of the selective signals, the diode D 2 is constantly in reverse and the amplifier 2 does not intervene.

Pour élaborer les tensions Vy1 et Vy2, on utilise le circuit intégré Y de la figure 3. Les interrupteurs 13 permettent d'obtenir des tensions de ―100 Volts, + 100 Volts et 0 Volt. La tension en sortie de l'amplificateur 3 est alors fixée à -100 Volts et la tension en sortie de l'amplificateur 4 est alors fixée à + 100 Volts. Ainsi, lors de l'élabo- . ration des signaux sélectifs, les diodes D3 et D4 sont constamment en inverse et les amplificateurs 3 et 4 n'interviennent pas.To develop the voltages Vy 1 and Vy 2 , the integrated circuit Y of FIG. 3 is used. The switches 1 3 make it possible to obtain voltages of ―100 volts, + 100 volts and 0 volts. The output voltage of amplifier 3 is then fixed at -100 Volts and the output voltage of amplifier 4 is then fixed at + 100 Volts. Thus, during the elabo-. ration of selective signals, diodes D 3 and D 4 are constantly in reverse and amplifiers 3 and 4 do not intervene.

On constate donc que lors de l'élaboration des signaux d'inscription et d'effacement les réseaux de diodes 8 des circuits intégrés X, Y assurent la non-intervention des amplificateurs 2, 3 et 4 et lors de l'élaboration des signaux d'entretien, ces réseaux de diodes assurent la circulation des courants d'entretien I+, 1- entre les amplificateurs et les électrodes, sans que les autres éléments des circuits intégrés soient utilisés. Lors de l'élaboration des signaux d'entretien, seuls les amplificateurs non-intégrés sont utilisés. Or l'on sait que ces amplificateurs sont généralement réalisés en technologie bipolaire et présentent une faible résistance de sortie au contraire des circuits intégrés qui présentent une résistance de sortie élevée.It can therefore be seen that during the preparation of the recording and erasing signals the diode networks 8 of the integrated circuits X, Y ensure the non-intervention of the amplifiers 2, 3 and 4 and during the preparation of the signals d 'maintenance, these diode networks ensure the circulation of the maintenance currents I + , 1- between the amplifiers and the electrodes, without the other elements of the integrated circuits being used. When developing maintenance signals, only non-integrated amplifiers are used. However, it is known that these amplifiers are generally produced in bipolar technology and have a low output resistance unlike integrated circuits which have a high output resistance.

Il n'y aura donc pas déformation des signaux d'entretien.There will therefore be no distortion of the maintenance signals.

Dans la description précédente on a donné les valeurs, égales à sensiblement + 100 Volts, -100 volts et 0 Volt, des tensions qui sont couramment utilisées. Il est bien entendu que l'invention s'applique également aux cas où les tensions utilisées ont des valeurs différentes et où l'on prend pour les deux hautes tensions continues utilisées qui sont généralement égales à -100 Volts et + 100 Volts des valeurs V1 et V2 quelconques, avec V2 > V1 et où l'on prend pour la haute tension continue intermédiaire entre les deux hautes tensions continues utilisées pour la commande du panneau une valeur Vo, avec V2 > Vo > V1. alors que cette tension intermédiaire est généralement égale à 0 Volt. On peut remarquer qu'il est pratique d'avoir une tension intermédiaire Vo égale à 0 Volt.In the preceding description, the values, substantially equal to + 100 volts, -100 volts and 0 volts, of the voltages which are commonly used have been given. It is understood that the invention also applies to cases where the voltages used have different values and where we take for the two high continuous voltages used which are generally equal to -100 volts and + 100 volts the values V 1 and V 2 any, with V 2 > V 1 and where we take for the DC high intermediate voltage between the two DC high voltages used for the control of the panel a value V o , with V 2 > V o > V 1 . while this intermediate voltage is generally equal to 0 Volt. We can notice that it is practical to have an intermediate voltage V o equal to 0 Volt.

Claims (10)

1. Control circuit of a plasma panel.of the ac type, comprising integrated circuits (X, Y) ensuring the generation of the writing and erasing signals of the panel and comprising diode networks (8), holding signals being generated by output amplifiers (2, 3, 4), all of these signals being applied between two electrodes belonging to two orthogonal electrode patterns, characterized in that the output amplifiers (2, 3, 4) and in that the diode network (8) of each integrated circuit (X, Y) is connected to the outputs of the respective non-integrated amplifiers (2, 3, 4) and to the electrodes of a pattern during the generation of the writing and erasing signals, these diode networks (8) ensuring the non-intervention of the non-integrated amplifiers (2, 3, 4), and during the generation of the holding signals, these diode networks ensure the circulation of the holding current (I+, I-) between the amp- . lifiers (2, 3, 4) and the electrodes without using the other elements of the integrated circuits (X, Y).
2. Circuit according to claim 1, characterized in that one of the electrode patterns is controlled by integrated circuits (X) and by a single non-integrated amplifier (2), and in that the other electrode pattern is controlled by integrated circuits (Y) and by two non-integrated amplifiers (3, 4).
3. Circuit according to any of claims 1 and 2, characterized in that each integrated circuit comprises :
a logic circuit (5) receiving logic low voltage orders defining the signal to be executed, its duration and the panel electrodes to be addressed ;
a low voltage/high voltage interface circuit (6) controlled by the logic circuit and comprising means (12, 14) permitting to connect each electrode of the panel to different levels ;
a diode network (8) ensuring the connection between the outputs of the low voltage/high voltage interface circuit on the one hand and the outputs of the amplifiers and the panel electrodes, on the other hand.
4. Circuit according to claims 2 and 3, characterized in that, as far as the integrated circuits (X) controlling one of the electrode patterns and using only a single non-integrated amplifier (2) are concerned :
the interface circuit (6) of these integrated circuits (X) is supplied by a low voltage ramp signal, a direct high voltage (V2) and a direct voltage (Vo) intermediate between the values of the two high direct voltages (V1 and V2) used for the control of the panel and in that the means (12) permit to apply to the electrodes connected to these integrated circuits (X) either the intermediate direct voltage (Vo) or a high voltage ramp signal, depending on the order applied to the logic circuit.
5. Circuit according to claims 2 and 3 or according to claim 4, characterized in that, as far as the integrated circuits (Y) controlling one of the electrode patterns and using two non-integrated amplifiers (3, 4) are concerned :
the interface circuit (6) of these integrated circuits (Y) is supplied by two direct high voltages (V1, V2) and by a direct voltage (Vo) intermediate between the values of the two direct high voltages (V1 and V2), used for the control of the panel and in that the means (14) permit to apply to the electrodes connected to these integrated circuits (Y) either the intermediate direct voltage (Vo) or one or the other of the two direct high voltages (V1 and V2), these means (14) further permitting to insulate the interface circuit (6) from the diode network (8) following it on the integrated circuit (Y).
6. Circuit according to any of claims 2 to 5, characterized in that, as far as the integrated circuits (X) controlling one of the electrode patterns and using only one non-integrated amplifier (2) are concerned :
this amplifier (2) has its output fixed to the value of the intermediate direct voltage (Vo) during the generation of the holding signals, the means (I2 of the low voltage/high voltage interface circuit (6) further supplying the intermediate direct voltage (Vo) ;
this amplifier (2) has its output fixed to the highest value (V2) of the two direct high voltages used during the generation of the selective signals.
7. Circuit according to any of claims 2 to 6, characterized in that, as far the integrated circuits (Y) controlling one of the electrode patterns and using two non-integrated amplifiers (3, 4) are concerned :
the amplifiers (3, 4) have their outputs fixed to the value of one of the two direct high voltages (VI, V2) used during each half-wave of the holding signal, the means (12) of the low voltage/high voltage interface circuit (6) mean-while supplying no voltage at all and being insulated from the diode network (8) ;
one of the amplifiers (4) has its output fixed to the highest value (V2) of the two direct high voltages used during the generation of the selective signals, the other amplifier (3) having its output fixed to the other value of the two direct high voltages used (V,).
8. Circuit according to any of claims 2 to 7, characterized in that, as far as the integrated circuits (X) controlling one of the electrode patterns and using only one non-integrated amplifier (2) are concerned :
the diode network (8) comprises two oppositely connected diodes connected, on the one hand, to each output of the interface circuit and, on the other hand, one (D1) with its anode to ground and the other (D2) with its cathode to the output of the amplifier (2).
9. Circuit according to any of claims 2 to 8, characterized in that, as far as the integrated circuits (Y) controlling one of the electrode patterns and using two non-integrated amplifiers (3, 4) are concerned :
the diode network (8) comprises two oppositely connected diodes (D3, D4) connected, on the one hand, to each output of the interface circuit and, on the other hand, to the output of one of the amplifiers.
10. Circuit according to any of claims 4 to 9, characterized in that the two direct high voltages are substantially equal to + 100 volts (V2) and -100 volts (V,) and in that the intermediate direct voltage (Vo) is substantially equal to 0 volt.
EP82401897A 1981-10-23 1982-10-15 Control circuit for an ac plasma panel Expired EP0078193B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8119941A FR2515402B1 (en) 1981-10-23 1981-10-23
FR8119941 1981-10-23

Publications (2)

Publication Number Publication Date
EP0078193A1 EP0078193A1 (en) 1983-05-04
EP0078193B1 true EP0078193B1 (en) 1986-08-20

Family

ID=9263333

Family Applications (1)

Application Number Title Priority Date Filing Date
EP82401897A Expired EP0078193B1 (en) 1981-10-23 1982-10-15 Control circuit for an ac plasma panel

Country Status (5)

Country Link
US (1) US4575721A (en)
EP (1) EP0078193B1 (en)
JP (1) JPH0736101B2 (en)
DE (1) DE3272748D1 (en)
FR (1) FR2515402B1 (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2547091B1 (en) * 1983-06-03 1985-07-05 Thomson Csf METHOD FOR CONTROLLING AN ALTERNATIVE TYPE PLASMA PANEL AND DEVICE FOR IMPLEMENTING SAME
FR2552575B1 (en) * 1983-09-27 1985-11-08 Thomson Csf CONTROL CIRCUIT FOR AN ALTERNATIVE PLASMA PANEL
FR2578671B1 (en) * 1985-03-05 1987-05-15 Thomson Csf CONTROL CIRCUIT FOR AN ALTERNATIVE PLASMA PANEL
DE69232961T2 (en) * 1991-12-20 2003-09-04 Fujitsu Ltd Device for controlling a display board
KR950003381B1 (en) * 1992-05-26 1995-04-12 삼성전관 주식회사 Lcd device and driving method of plasma address type
US5510748A (en) * 1994-01-18 1996-04-23 Vivid Semiconductor, Inc. Integrated circuit having different power supplies for increased output voltage range while retaining small device geometries
US5572211A (en) * 1994-01-18 1996-11-05 Vivid Semiconductor, Inc. Integrated circuit for driving liquid crystal display using multi-level D/A converter
US5465054A (en) * 1994-04-08 1995-11-07 Vivid Semiconductor, Inc. High voltage CMOS logic using low voltage CMOS process
US6078318A (en) 1995-04-27 2000-06-20 Canon Kabushiki Kaisha Data transfer method, display driving circuit using the method, and image display apparatus
US5604449A (en) * 1996-01-29 1997-02-18 Vivid Semiconductor, Inc. Dual I/O logic for high voltage CMOS circuit using low voltage CMOS processes
KR100217280B1 (en) * 1997-06-20 1999-09-01 전주범 A control signal generating apparatus and method of address driver ic in pdp-tv
FR2773907B1 (en) * 1998-01-20 2000-04-07 Thomson Tubes Electroniques BI-SUBSTRATE PLASMA PANEL WITH IMPROVED LIGHT OUTPUT

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3821596A (en) * 1971-10-19 1974-06-28 Owens Illinois Inc Sustainer voltage generator
US3846646A (en) * 1972-12-08 1974-11-05 Owens Illinois Inc Control apparatus for supplying operating potentials
US3867646A (en) * 1973-10-05 1975-02-18 Electronic Arrays MOSFET circuitry for integrated chips interfacing with higher voltage devices
US3997813A (en) * 1975-11-10 1976-12-14 Burroughs Corporation MOS integrated circuit chip for display panels
US4063131A (en) * 1976-01-16 1977-12-13 Owens-Illinois, Inc. Slow rise time write pulse for gas discharge device
JPS5567791A (en) * 1978-11-16 1980-05-22 Fujitsu Ltd Blanking system for display unit
JPS5683792A (en) * 1979-12-11 1981-07-08 Fujitsu Ltd Gas discharge panel
US4316123A (en) * 1980-01-08 1982-02-16 International Business Machines Corporation Staggered sustain voltage generator and technique
US4392084A (en) * 1981-03-13 1983-07-05 The United States Of America As Represented By The Secretary Of The Army Sustainer circuit for plasma display panels
US4370651A (en) * 1981-06-29 1983-01-25 International Business Machines Corporation Advanced plasma panel technology

Also Published As

Publication number Publication date
DE3272748D1 (en) 1986-09-25
FR2515402A1 (en) 1983-04-29
JPH0736101B2 (en) 1995-04-19
FR2515402B1 (en) 1987-12-24
US4575721A (en) 1986-03-11
JPS5880695A (en) 1983-05-14
EP0078193A1 (en) 1983-05-04

Similar Documents

Publication Publication Date Title
EP0078193B1 (en) Control circuit for an ac plasma panel
US8593379B2 (en) System and method for determining an overall brightness level of an image to be displayed in a frame period in electroluminescent display devices
EP1851747B1 (en) Pixel addressing circuit and method of controlling such circuit
FR2783342A1 (en) RESIDUAL IMAGE ELIMINATION APPARATUS AND METHOD FOR A LIQUID CRYSTAL DISPLAY DEVICE
EP2277164B1 (en) Improved display device based on pixels with variable chromatic coordinates
EP0972282B1 (en) Device for controlling a matrix display cell
EP1695332A2 (en) Electronic control cell for an active matrix display organic electroluminescent diode and methods for the operation thereof and display
EP1010162A1 (en) Screen control with cathodes having low electronic affinity
EP1700290B1 (en) Image display screen and method of addressing said screen
WO2007071681A1 (en) Display panel and control method using transient capacitive coupling
WO2007071680A1 (en) Method for controlling a display panel by capacitive coupling
EP1864275B1 (en) Image display device and method of controlling same
EP1697920B1 (en) Device for displaying images on an oled active matrix
EP0907945B1 (en) Method for activating the cells of an image displaying screen, and image displaying device using same
FR2766602A1 (en) CELL CONTROL ARRANGEMENT OF A FIELD EMISSION DISPLAY
EP2104092B1 (en) Display device capable of operating in partial low-power display mode
EP0877999B1 (en) Display panel control process and display device using such process
FR2846794A1 (en) BI-STABLE ORGANIC ELECTROLUMINESCENT PANEL OR EACH CELL COMPRISES A SHOCKLEY DIODE
EP0793212B1 (en) Control method for a display screen with gradation display and display device for carrying out the same
EP1622120A1 (en) Active matrix display device and method of driving such a device
EP0793213A1 (en) Driving method for an image display screen using the principle of modulation of the light emission duration, and display device using this method
FR2790861A1 (en) Drive unit of field emission type display array, has array format individual electron emitters subjected to higher strike voltage followed by lower sustain voltage with prescribed inter-pulse quiescent gaps
EP0167444B1 (en) Display panel with alphanumeric characters of small dimensions
FR2711256A1 (en) Process and device for controlling an electronic unit especially a piezoelectric ink jet printing head
FR2876210A1 (en) DEVICE FOR GENERATING MAINTENANCE SIGNALS ON THE COLUMNS OF A PLASMA PANEL AND PLASMA PANEL COMPRISING SAID DEVICE

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): DE GB NL

17P Request for examination filed

Effective date: 19830511

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE GB NL

REF Corresponds to:

Ref document number: 3272748

Country of ref document: DE

Date of ref document: 19860925

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19871031

Year of fee payment: 6

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19900501

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19991229

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20010913

Year of fee payment: 20

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20021014

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Effective date: 20021014