EP1697920B1 - Device for displaying images on an oled active matrix - Google Patents

Device for displaying images on an oled active matrix Download PDF

Info

Publication number
EP1697920B1
EP1697920B1 EP20040816458 EP04816458A EP1697920B1 EP 1697920 B1 EP1697920 B1 EP 1697920B1 EP 20040816458 EP20040816458 EP 20040816458 EP 04816458 A EP04816458 A EP 04816458A EP 1697920 B1 EP1697920 B1 EP 1697920B1
Authority
EP
European Patent Office
Prior art keywords
data
emitters
means
modulator
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP20040816458
Other languages
German (de)
French (fr)
Other versions
EP1697920A1 (en
Inventor
Philippe Le Roy
Original Assignee
Thomson Licensing SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to FR0315295 priority Critical
Application filed by Thomson Licensing SAS filed Critical Thomson Licensing SAS
Priority to PCT/FR2004/003328 priority patent/WO2005071649A1/en
Publication of EP1697920A1 publication Critical patent/EP1697920A1/en
Application granted granted Critical
Publication of EP1697920B1 publication Critical patent/EP1697920B1/en
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275Details of drivers for data electrodes
    • G09G3/3283Details of drivers for data electrodes in which the data driver supplies a variable data current for setting the current through, or the voltage across, the light-emitting elements
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275Details of drivers for data electrodes
    • G09G3/3291Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/04Structural and physical details of display devices
    • G09G2300/0404Matrix technologies
    • G09G2300/0417Special arrangements specific to the use of low carrier mobility technology
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/088Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements using a non-linear two-terminal element
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243Details of the generation of driving signals
    • G09G2310/0248Precharge or discharge of column electrodes before or after applying exact column voltages
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243Details of the generation of driving signals
    • G09G2310/0251Precharge or discharge of pixel before applying new pixel voltage
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/06Details of flat display driving waveforms
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/029Improving the quality of display appearance by monitoring one or more pixels in the display panel, e.g. by monitoring a fixed reference pixel
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/04Maintaining the quality of display appearance
    • G09G2320/043Preventing or counteracting the effects of ageing

Description

  • The present invention relates to an active matrix image display device.
  • Flat screens are increasingly used in all kinds of applications such as in motor vehicle display devices, in digital cameras or in mobile phones. There are known displays in which the light emitters are formed from organic electroluminescent cells such as OLED (Organic Light Emitting Diodes) displays.
  • In particular, passive matrix OLED displays are already widely marketed. However, they consume a lot of electrical energy and have a reduced life.
  • Active Matrix OLED displays have built-in electronics, and have many benefits such as reduced power consumption, high resolution, compatibility with video rates, and longer life than passive matrix OLED displays.
  • Conventionally, the display devices comprise a display panel formed in particular by a network of light emitters. Each light emitter is linked to a pixel or a subpixel of an image to be displayed and is addressed by an array of column electrodes and line electrodes via an addressing circuit.
  • The addressing circuits include current modulators capable of driving the current flowing through the emitters and therefore the luminance of each sub-pixel of the display panel.
  • In an active matrix, these modulators are thin-film transistors, called Thin Film Transistor (TFT) transistors, made of crystalline poly-silicon using low-temperature polycrystalline silicon (LTPS) technology. However, this technique introduces local spatial variations in the threshold threshold voltage of thin-film transistors. These variations are due to the fact that the seams and grain size of the poly-silicon are not sufficiently controllable during the crystallization phase of amorphous silicon in polycrystalline silicon. Thus, the TFT transistors comprising the same display panel have different trigger threshold voltages.
  • As a result, TFT transistors fed by the same supply voltage and controlled by identical data voltages or currents generate currents of different intensity.
  • However, since an emitter generally emits a light intensity directly proportional to the current flowing through it, the heterogeneity of the trigger thresholds of the crystalline poly-silicon transistors causes non-uniformity of brightness of a screen formed by a matrix of such transistors. This results in differences in luminance levels and obvious visual discomfort for the user.
  • To compensate for the trigger threshold voltages of the TFT transistors of an active matrix, it is known in particular from the document US 6,433,488 A control circuit of a transmitter comprising a comparison unit adapted to compare the drain current I d flowing through the modulator to a reference current during a programming step of the control circuit. However, this circuit requires the implementation of a switching unit by transmitter to switch the power source of the transmitter between the programming step and a transmitter transmission end stage. This switching unit comprises two thin film transistors and an inverting amplifier. This circuit is difficult to manufacture and not very economical.
  • He is known in particular by the document EP 1 381 019 active matrix display devices comprising OLED transmitters, transmitter power supply means, modulators and means for compensation of the tripping threshold voltages of the modulators. The compensation means comprise means for comparing the drain current passing through a selected transmitter to a display setpoint.
  • However, in these display devices, the transmitters are not powered by the same power supply means both during the programming phases and the successive transmission phases for the display of the images, which requires a specific electrode array for each power mode.
  • He is known in particular by the document JP-2002/278513 a display device comprising OLED transmitters, transmitter power supply means, modulators and voltage compensation means, tripping threshold of modulators. The emitters are fed by the same power supply means during the programming phases and the successive transmission phases for the display of the images, but the compensation of the threshold voltages is carried out during a phase of calibration prior to displaying the images. The compensation means comprise means for measuring the drain current passing through a selected transmitter and means for comparing this drain current to a calibration setpoint of this emitter. These compensation means therefore do not make it possible to compensate for variations in triggering threshold voltages that would appear during the display phase of the images.
  • He is known in particular by the document JP-2002/091377 , US-2003/001832 and WO-2004/034364 , active matrix display devices comprising OLED transmitters, modulators and means for compensating tripping threshold voltages of the modulators. The compensation means comprise means for measuring the drain current passing through a selected transmitter and means for comparing this drain current with a display setpoint. However, the means for measuring the drain current are specific to each emitter of a column. For example in the document WO 20041034364 they comprise a resistor, two electrodes and two switches for each emitter of a column. This architecture is therefore complex and expensive.
  • An object of the present invention is the implementation of a control circuit less complex and therefore less expensive.
  • For this purpose, the present invention relates to an active matrix image display device comprising:
    • several light emitters forming a network of transmitters distributed in rows and columns;
    • power supply means capable of simultaneously supplying all the emitters of a column
    • transmitter emission control means comprising:
    • for each transmitter of the network, a current modulator comprising a source electrode, a drain electrode, a gate electrode, said modulator being able to be traversed by a drain current for supplying said transmitter for a voltage between the drain or source and the gate greater than or equal to a trigger threshold voltage;
    • for each column of transmitters, column addressing means capable of successively addressing each transmitter of said column of transmitters by applying a value representative of a data setpoint to the gate electrode of the modulator associated with this transmitter, to control it, during a programming step,
    • for each line of transmitters, line selection means capable of successively selecting the transmitters of each line of transmitters, during the programming step,
    • for each modulator, storage means able to store electrical charges at the gate electrode of the modulator, and
    • means for compensating the trigger threshold voltages comprising comparison means, the comparison means being able to compare, during the programming step of a selected transmitter, a value representative of the drain current supplying the selected transmitter to the representative value of the data setpoint, for controlling the quantity of charges stored on the storage means,
    characterized in that the compensation means comprise for each column of transmitters a single unit for determining a value representative of the drain current supplying the selected transmitter from a measurement of a value representative of the supply current of all the column transmitters that remain powered by the same power supply means both during the programming phases and the transmission phases.
  • According to particular embodiments, the display device comprises one or more of the following characteristics:
    • the power supply means of the emitters are directly connected to each modulator of the control means;
    • the power supply means of the emitters are directly connected to each emitter of a column;
    • the power supply means of the emitters comprise a voltage supply generator capable of supplying all the emitters of a column, and the compensation means are capable of successively compensating the trigger threshold voltage of each modulator of all the issuers of a column;
    • the compensation means furthermore comprise:
    • a control generator adapted to generate a control signal applied to the gate of said modulator;
    • means for modulating the duration of said control signal as a function of the value of the data setpoint and the value of the triggering threshold voltage;
    • the data setpoint is a data voltage and the comparison means are able to emit a warning signal when the voltage representative of the intensity of the drain current is equal to a number of times said data voltage;
    • the means for modulating the duration of the piloting signal comprise:
    • a switch connected in series to the control generator;
    • a control unit able to switch said switch on the one hand when receiving the data set and on the other hand when receiving the warning signal;
    • the control signal generated by the control generator is modulated in amplitude as a function of the value of the data set;
    • the control generator is a current generator and the modulator is able to be driven by current;
    • the control generator is a ramp voltage generator and the modulator is able to be controlled in voltage;
    • the compensation means further comprise a unit for measuring the intensity of a current capable of measuring the intensity of the drain current flowing through a selected transmitter during the programming step;
    • the supply means comprise a line to which the measurement unit is directly connected; and
    • the storage means comprise at least one storage capacity connected to the gate and the source of the modulator, and the compensation means further comprise initialization means adapted to apply a voltage pulse to said capacity to discharge it.
  • The invention will be better understood on reading the description which follows, given by way of nonlimiting example and with reference to the appended figures in which:
    • the figure 1 is a block diagram of a control circuit and power supply of a transmitter according to the invention;
    • the figure 2 is a block diagram of an exemplary embodiment of a current measurement unit according to the invention;
    • the Figures 3A to 3D are graphs representing the evolution over time of different voltages and currents during the process performed by the device according to the invention; in particular
    • the figure 3A is a graph representing the selection voltage applied to the selection electrode;
    • the figure 3B is a graph representing the voltage applied to the addressing electrode by the initialization means;
    • the figure 3C is a graph representing the warning signal generated by the comparison unit;
    • the 3D figure is a graph representing the evolution of the drain current and the driving current; and
    • the figure 4 is a block diagram of an addressing circuit according to an alternative embodiment of the invention.
  • The figure 1 represents an active matrix display device according to the invention. Such a device comprises a plurality of light emitters 2 forming a network of rows and columns, power supply means V dd of the emitters 2 and transmitter transmission control means 3. However, for the sake of simplification, only one transmitter and one power supply have been represented on the figure 1 .
  • The emitters 2 of the display panel are organic electroluminescent diodes. They include an anode and a cathode. They are each associated with a pixel when the panel is monochrome or a sub pixel when the display panel is full color. They emit a luminous intensity directly proportional to the current passing through them.
  • The power supply means V dd of the transmitters 2 comprise a DC voltage generator per column of transmitters 2. This generator V dd feeds a line 4, to which is connected all the emitters 2 of this column.
  • The control means 3 of the display device comprise an addressing circuit 6 for each transmitter, an array of selection electrodes 8 of line and column addressing and compensation means 12 of the tripping threshold modulators.
  • An addressing circuit 6 is connected to each transmitter 2 of the display panel. The addressing circuit represented on the figure 1 is a classic structure circuit. In this type of circuit, the anode of the emitter forms the interface with the active matrix and the cathode of the emitter is connected to a ground electrode or a negative voltage.
  • The addressing circuit 6 comprises a current modulator 14, a switch 16 and a storage capacitor 18.
  • The current modulator 14 is a transistor based on a technology using polycrystalline silicon (Poly-Si) or amorphous silicon (a-Si) deposited in thin layers on a glass substrate. Such components comprise three electrodes: a drain electrode and a source electrode between which the modulated current flows, and a gate electrode to which a data driving current I data is applied.
  • The thin film transistors (Thin Film Transistor) are of type n or p. The modulator 14 shown on the figure 1 is of type p. Its source is connected directly to the supply electrode V dd and its drain is connected directly to the anode of the emitter 2 so that in operation the modulated electric current flows between the source and the drain. Alternatively, when the modulator 14 is of type n, the drain is connected to the supply electrode V dd and the modulated electric current then flows between the drain and the source.
  • The power supply generator V dd is directly connected to all the modulators 14 for controlling the emitters of a column, so that it is always able to power a transmitter 2 selected and addressed whatever the step of process of transmitting an image frame. Thus, as soon as a modulator 14 of the column is unblocked by applying an addressing and selection voltage, the corresponding transmitter is powered by the single generator V dd .
  • The switch 16 is also a technology-based transistor using polycrystalline silicon (Poly-Si) or amorphous silicon (a-Si) deposited in thin layers. One of its electrodes (drain or source) is connected to the addressing electrode 10 and the other electrode (drain or source) is connected to the gate of the modulator 14. Its gate is connected to the electrode 8 of line selection.
  • The storage capacitor 18 is disposed between the gate and the source of the modulator 14 to maintain the brightness of the transmitter 2 during an image frame duration. This capacitance is adapted to substantially maintain the constant voltage on the gate of the modulator 14 during a time interval corresponding to the frame duration.
  • The array of selection electrodes 8 and addressing 10 makes it possible to select and address a specific transmitter among all the transmitters of the display panel.
  • Each selection electrode 8 is connected to the gate of the switches 16 of a line and is able to transmit a selection voltage V select to all the emitters 2 of this line. The selection voltage V select is a logical data selection of the transmitters.
  • Each addressing electrode 10 is connected to the source or the drain of the switches 16 of a column and is able to address a data driving current I data to the gate of the modulator 14 of the set of addressing circuits 6 of this column according to a data set U c . In the exemplary embodiment of the invention shown in the figure 1 , the intensity of current flowing in the emitter is proportional to the amplitude of the current I data which is applied to the electrode 10.
  • The selection and addressing electrodes 10 are each controlled by a corresponding control driver 20, 22 for applying V select selection voltages and U c data instructions to the transmitters. Thus, by selecting a single line electrode 8 of the panel and activating only the driver 20 corresponding to this line and applying a data set U c to a column electrode 10 of this panel, suitable for applying a driving current I data on the modulator 14, a single transmitter at the intersection of the electrode of this line 8 and the electrode 10 of this column is able to emit light.
  • The compensation means 12 of the triggering thresholds are able to compensate for the triggering threshold volt V.sub.th of all the modulators 14 addressed by the addressing electrode 10 of this column.
  • They include an external controller 24 per column of transmitters. This controller comprises a measurement unit 26, a comparison unit 28, a control generator 30, a switch 32, a control unit 34 and initialization means 36 of the addressing circuits 6 of this column.
  • The measurement unit 26 is connected to the power supply electrode 4 of all the emitters of a column. The measurement unit 26 is able to measure a value representative of the drain current I d of a modulator 14 selected by the selection electrode 8 and the gate of which a driving current I data is applied.
  • More specifically, the role of the unit 26 is to extract from the sum of the currents measured in the line 4, only the current of the modulator 14 being programmed. An exemplary embodiment of the measurement unit 26 will be described below in connection with the figure 2 .
  • The comparison unit 28 comprises two input terminals adapted to receive the data set U c addressed by the control driver 22 and a value representative of the drain current I d measured by the measurement unit 26.
  • In the exemplary embodiment of the invention shown in the figure 1 , the data set U c is a data voltage. The comparison unit 28 is adapted to compare the amplitude of the voltage representative of the drain current I d and the amplitude of the data voltage U c during a so-called programming step C of the addressing circuit 6.
  • In addition, the comparison unit 28 comprises an output terminal capable of transmitting a warning signal S when the amplitude of the voltage representative of the intensity of the drain current I d and the amplitude of the data voltage. U c are linked by a predetermined coefficient k of proportionality. The warning signal S is a logic signal sent to the control unit 34.
  • In a variant, the data setpoint is a digital datum or a data intensity.
  • The control generator 30 is a DC generator capable of supplying a control current I data which is a function of the data setpoint Uc applied to this generator. It is connected in series with the addressing electrode 10. It is able to receive the data voltage U c addressed by the column control driver 22 and to generate a control current I data whose amplitude is modulated in depending on the amplitude of the data voltage U c .
  • The switch 32 is connected in series at the output of the control generator 30. It is able to switch between a closed position in which the control current I data supplies the addressing electrode of all the control circuits. addressing 6 of the column and an open position in which the addressing circuits 6 are not addressed.
  • The control unit 34 is connected to the driver 22, to the output of the comparison module 28 and to the switch 32 to receive the data voltage U c and the warning signal S and to control the switching of the switch 32. The control unit 34 is able to control the closing of the switch 32 on receipt of the data voltage U c and the opening thereof on receipt of the warning signal S. Thus, the duration of the driving current I data generated is modulated depending on the threshold voltage V th unique to each modulator 14 as will be explained hereinafter.
  • The initialization means 36 of the addressing circuits 6 are connected in parallel to the generator 30 so that the image of a frame is not influenced by the image of the previous frame. They are able to emit a square voltage to discharge the storage capacity 18 and a parasitic capacitance induced by the display panel. They comprise a DC voltage generator 38 and a switch 40. The switch 40 is connected to the control unit 34. The control unit 34 is connected to the driver 20 to control the closing of the switch 40 on receipt of the selection voltage V select .
  • Alternatively, the addressing circuit 6 comprises a shunt switch of the storage capacity 18.
  • The figure 2 represents an embodiment of a unit 26 for measuring a value representative of the drain current I d flowing through the modulator 14 of the control circuit to which programming step begins.
  • Such a measurement unit 26 is connected to the supply line 4 of the emitters 2 of a column. It comprises a block 41 for determining the drain current I d , a low-pass filter 42, a differential block 43 and an amplifier 44.
  • The determination block 41 comprises a resistor 45, for example from 1 to 10 kilos Ohms, connected in series with the supply line 4 of the transmitters and a precision operational amplifier 46 whose terminals are connected to the supply line 4 on either side of the resistor 45. The output of the amplifier 46 is connected on the one hand to the low-pass filter 42 , itself connected to a negative terminal of an amplifier 47 of the differential block 43 and secondly to a positive terminal of this amplifier 47.
  • The differential unit 43 comprises an amplifier 47 in a differential arrangement and a network of four resistors of the same value. A first resistor R1 is connected between the positive input of amplifier 47 and a ground electrode. A second resistor R2 is connected between the positive input of the amplifier 47 and the output of the amplifier 46. A third resistor is connected between the negative input of the amplifier 47 and the output of the low-pass filter 42. Finally, a fourth resistor R4 is connected between the negative input of the amplifier 47 and its output terminal. In addition, the output of the differential block 43 is connected to an amplifier 44 having a high gain.
  • The determination block 41 is able to measure the total current supplying all the emitters of a column, including the drain current passing through the modulator 14 during programming thereof. This drain current then appears across the resistor 45 in the form of a current pulse. The output voltage of the determination block 41 is proportional to the total current flowing through the line 4. This voltage is applied across the low-pass filter 42 which eliminates the high frequency component. This high frequency component corresponds to the current pulse generated by the modulator 14 fed by the line 4 and which is during a programming step.
  • The amplifier 47 of the differential unit receives at its negative input a voltage proportional to the total supply current of the line 4, except the component corresponding to the drain current passing through the modulator 14, and on its positive input a voltage proportional to the total current in line 4. Since the resistors R1, R2, R3 and R4 are of the same value, the output voltage V diff of the differential unit 43 is equal to the resistance 45 multiplied by the drain current of the modulator 14 which is in the a programming step. This voltage is amplified by the amplifier 44 and is then compared with the data voltage U c in the comparison block 28 as explained above.
  • According to an alternative embodiment of the invention, the image display device is a voltage control circuit of the modulators. The DC generator 30 is then replaced by a voltage supply generator and preferably by a ramp voltage generator.
  • In this case, just as in the case of a current control circuit of the modulators as described above, the amplitude of the ramp voltage is modulated according to the value of the amplitude of the data setpoint, transmitted by the column control driver 22. The duration of the ramp voltage addressed to the addressing circuits 6 is also modulated according to the trigger threshold voltage V th , by the comparison means 28 and the control unit 34.
  • The four graphs of Figures 3A to 3D represent the addressing steps of an emitter when this is carried out by the display device according to the invention.
  • These steps comprise a step A of initialization of an addressing circuit 6, an intermediate step B, a programming step C thereof and a light emission step D proportional to the previously programmed control current I data. .
  • During initialization step A, the line driver 20 applies a select voltage V to the electrode 8 of the selected line. This voltage is applied to the gate of the switches 16, connected to the line electrode 8. In parallel, the control unit 34 of the external controller 24 of a column, controls the closing of the switch 40 and a voltage V init generated by the generator 38, is applied to the addressing electrode 10 of this column. The voltage V init is applied to a terminal of the storage capacitor 18 to discharge it, the switch 16 being closed.
  • Intermediate step B is short-lived and its sole function is to create a dead time to separate the initialization and programming steps in order to avoid short circuits.
  • During a programming step C, the column control driver 22 emits a data voltage U c , the control unit 34 controls the closing of the switch 32 and the control generator 30 generates a control current I data . Since the switch 16 is closed, the current I data generates a potential difference between the gate and the source of the modulator 14.
  • When this potential difference is greater than the trigger threshold voltage V th of the modulator 14, a drain current I d is established between the drain and the source of the modulator.
  • The intensity of this drain current I d, which corresponds to a part of the current flowing in line 4, is measured by the measurement unit 26 and a voltage representative of this drain current is compared with the data voltage U c 22. In a variant, when the data setpoint is a current, the amplitude of the intensity of this current is compared with the intensity of the drain current.
  • The drain current generated passes through the emitter 2 which lights up. The generator V dd powers the transmitter 2.
  • The comparison unit 28 compares the data voltage U c with the voltage representative of the amplitude of the drain current I d . As visible on the 3D figure , the amplitude of the drain current increases quadratic depending on the voltage between the gate and the source of the modulator. Little by little, the driving current I data generated by the generator 30 causes an accumulation of charges in the storage capacitor 18 connected to the gate of the modulator 14. This accumulation of charges causes increased voltage V gs between the gate and the source of the modulator 14 and consequently, the progressive increase of the drain current I d .
  • When the voltage representative of the drain current I d is proportional to the data voltage U c . more exactly when id = I data k
    Figure imgb0001
    with k> 1, the comparison unit 28 sends a warning signal S to the control unit 34 which in turn commands the closing of the switch 32. The programming step is completed.
  • The duration of the programming step is variable and depends on the tripping threshold of each current modulator of the column. The addressing signal of each transmitter is therefore modulated in duration as a function of the trigger threshold voltages.
  • In practice, the current I data is of the order of a few micro-amps so that the storage capacity 18 and the parasitic capacitances generated by the structure of the display panel are quickly loaded. Since the current I data is approximately 4 times greater than the drain current I d , the programming time is short, approximately of the order of a few micros seconds (μs).
  • During the programming step C, the storage capacity 18 has been sufficiently charged so that the transmitter 2 continues to transmit after its addressing during the duration of the image frame, always being powered from the generator V dd .
  • The duration of addressing of the driving current I data corresponding to the duration of closing of the switch 32 is both a function of the triggering threshold voltage V th of the modulator 14 selected and the value of the setpoint I data. . Thus, the compensation means 12 of the tripping threshold are able to modulate the duration of the control signal I data in turn for each modulator of the transmitter column.
  • Step D begins at the end of the programming step and ends at the end of the selection of the line 8. During this step D, the transmitter 2 is still selected but its programming is complete; it continues to transmit according to this programming thanks to the voltage stored at the terminals of the capacitor 28. During the remainder of the image frame and before another programming corresponding to a new frame, the drain current I d continues to through the modulator 14 and the transmitter 2 until the voltage across the storage capacity 18 is discharged during a new step A initialization of this addressing circuit.
  • As soon as the programming step C of an addressing circuit 6 associated with a first transmitter 2 has been completed, the control pilots 20, 22 and the compensation means 12 are used to program another circuit. addressing associated with a second transmitter of the same column. During the initialization step A of the addressing circuit associated with the second transmitter, the first transmitter 2 continues to transmit. The generator V dd which supplied power to the transmitter 2 during the programming step C continues to supply it as long as the gate voltage of the modulator 14 is greater than its trigger threshold voltage.
  • The figure 4 represents an alternative embodiment of the invention in which the control means 3 are identical to those shown in FIG. figure 1 . However, the addressing circuit 6 driving a light emitter 2 of conventional structure is replaced by an addressing circuit 66 driving a so-called inverted structure light emitter.
  • In this type of circuit, the cathode of the emitters 52 forms the interface with the active matrix and the anode of the emitters 52 is connected to the power supply generator V dd . The source of the modulator 54 is connected to a ground or a negative voltage generator. The cathode of the transmitter 52 is connected to the drain of the modulator 54. The storage capacitor 58 is connected between the gate and the source of the modulator 54. A switch 56 is addressed in current I data by an addressing electrode 60 and is selected by a selection electrode 68.
  • The power supply generator V dd is directly connected to all emitters 52 of all the columns without the interposition of a switching unit. As a result, this generator V dd powers all the emitters 52 during the programming step C and during the step D throughout the duration of the image frame. Consequently, it is the power supply means V ss which are connected separately to the compensation means 12.
  • Since the supply means are directly connected to each modulator or directly connected to each emitter of a column, the electrical diagram of the display device is simplified and technically more easily achievable.
  • Since each power supply generator V ss is capable of supplying all the emitters 52 of a column and each addressing electrode 60 is also able to address all the emitters 52 of a column, the means compensation 12 are able to successively compensate the trigger threshold voltage V th of all the modulators 14 of a column.
  • Moreover, since the compensation means 12 determine the duration of the signal before each frame, the variations of the tripping threshold related to the aging of the modulators are automatically compensated.
  • Advantageously, no switching unit is interposed between the generator V dd or V ss and the modulator 14 or the transmitter 52 to switch between two power supply sources of the transmitter during the programming and transmission process. this one. As a result, the useful light emitting area of the pixels is increased.
  • As the addressing circuit is addressed by a current or an analog and non-digital voltage, the control means are simplified and their implementation is facilitated.
  • Advantageously, the compensation means of all the columns compensate for the dispersions of the trigger threshold voltages of the control circuit modulators of an active matrix screen.
  • Advantageously, the unit 26 for measuring the current passing through a modulator during a programming step C, makes it possible to dispense with a switching unit associated with each transmitter.
  • Advantageously, since the intensity of the driving current I data is high, the parasitic capacitances generated by the addressing column of the display panel are quickly loaded. As a result, the display device is addressed instantly.

Claims (13)

  1. An active-matrix image display device comprising:
    - several light emitters (2; 52) forming an array of emitters distributed in rows and columns;
    - power supply means (Vdd) capable of supplying current simultaneously to all of the emitters (2; 52) of a column;
    - means (3) for controlling the emission of the emitters (2; 52) comprising:
    - for each emitter (2; 52) of the array, a current modulator (14; 54) comprising a source electrode, a drain electrode and a gate electrode, a drain current (Id) being able to pass through said modulator in order to supply said emitter (2; 52), for a voltage between the drain or the source and the gate equal to or greater than a trip-threshold voltage (Vth),
    - for each column of emitters (2; 52), column address means (10; 60) capable of addressing in succession each emitter (2; 52) of said column of emitters by applying a value (Idata, Vdata) representative of a data setpoint (Uc) to the gate electrode of the modulator (14; 54) associated with this emitter (2; 52), in order to actuate it, during a programming step,
    - for each row of emitters (2; 52), row select means (8; 68) capable of selecting in succession the emitters (2; 52) of each row of emitters, during the programming step and
    - for each modulator (14; 54), storage means (18) capable of storing electric charges at the gate electrode of the modulator (14; 54); and
    - trip-threshold voltage compensation means (12) comprising comparators (28), the comparators (28) being capable of comparing, during the step of programming a selected emitter (2; 52), a value representative of the drain current (Id) supplying the selected emitter with the value (Idata, Vdata) representative of the data setpoint (Uc) for controlling the quantity of charge stored in the storage means (18),
    characterized in that the compensation means (12) comprise, for each column of emitters (2; 52), a single unit (26) for determining a representative value of the drain current (Id) supplying the selected emitter (2; 52) on the basis of a measurement of a representative value of the current for supplying all of the emitters (2; 52) of the column that remain supplied by the same supply means both during programming steps and during emission steps.
  2. The image display device as claimed in claim 1, characterized in that the power supply means (Vdd) for the emitters are connected directly to each modulator (14) of the control means.
  3. The image display device as claimed in claim 1, characterized in that the power supply means (Vdd) for the emitters are connected directly to each emitter (2) of a column.
  4. The image display device as claimed in any one of the preceding claims,
    characterized in that the power supply means (Vdd) for the emitters comprise a voltage supply generator capable of supplying all of the emitters of a column and in that the compensation means (12) are capable of compensating in succession the trip-threshold voltage (Vth) of each modulator (14; 54) of all of the emitters of a column.
  5. The image display device as claimed in any one of the preceding claims,
    characterized in that the compensation means (12) further include:
    - a drive generator (30) capable of generating a drive signal (Idata) applied to the gate of said modulator (14; 54); and
    - means (28, 34) for modulating the duration of said drive signal (Idata) according to the value of the data setpoint (Uc) and the value of the trip-threshold voltage (Vth).
  6. The image display device as claimed in any one of the preceding claims,
    characterized in that the data setpoint (Uc) is a data voltage and in that the comparators (28) are capable of emitting a warning signal (S) when the voltage representative of the intensity of the drain current (Id) is equal to a number of times said data voltage.
  7. The image display device as claimed in claim 5 in combination with claim 6,
    characterized in that the means for modulating the duration of the drive signal (Idata) comprise:
    - a switch (32) connected in series with the drive generator (30); and
    - a control unit (34) capable of switching said switch (32), on the one hand, when the data setpoint (Uc) is received, and on the other hand, when the warning signal (S) is received.
  8. The image display device as claimed in any one of claims 5 to 7, characterized in that the drive signal (Idata) generated by the drive generator (30) is amplitude-modulated according to the value of the data setpoint (Uc).
  9. The image display device as claimed in any one of claims 5 to 8, characterized in that the drive generator (30) is a current generator and the modulator (14; 54) is capable of being current-controlled.
  10. The image display device as claimed in any one of claims 5 to 8, characterized in that the drive generator (30) is a ramp voltage generator and the modulator (14; 54) is capable of being voltage-controlled.
  11. The image display device as claimed in any one of the preceding claims,
    characterized in that the compensation means (12) further include a unit (26) for measuring the intensity of a current, capable of measuring the intensity of the drain current (Id) passing through a selected emitter (2) during the programming step (C).
  12. The image display device as claimed in claim 11, characterized in that the supply means comprise a line (4) to which the measurement unit (26) is directly connected.
  13. The image display device as claimed in any one of the preceding claims,
    characterized in that the storage means comprise at least one storage capacitor (18) connected to the gate and to the source of the modulator (14) and in that the compensation means (12) further include reset means (36) capable of applying a voltage pulse to said capacitor in order to discharge it.
EP20040816458 2003-12-23 2004-12-21 Device for displaying images on an oled active matrix Active EP1697920B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR0315295 2003-12-23
PCT/FR2004/003328 WO2005071649A1 (en) 2003-12-23 2004-12-21 Device for displaying images on an active matrix

Publications (2)

Publication Number Publication Date
EP1697920A1 EP1697920A1 (en) 2006-09-06
EP1697920B1 true EP1697920B1 (en) 2009-10-14

Family

ID=34803296

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20040816458 Active EP1697920B1 (en) 2003-12-23 2004-12-21 Device for displaying images on an oled active matrix

Country Status (9)

Country Link
US (1) US8610651B2 (en)
EP (1) EP1697920B1 (en)
JP (1) JP2007515688A (en)
KR (1) KR20060123355A (en)
CN (1) CN1898719B (en)
AT (1) AT445895T (en)
DE (1) DE602004023649D1 (en)
MX (1) MXPA06007060A (en)
WO (1) WO2005071649A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1863001A1 (en) * 2006-06-01 2007-12-05 Thomson Licensing Video display device and operating method therefore
EP1863005B1 (en) * 2006-06-01 2010-08-04 Thomson Licensing Video display device and operating method therefore
JP5240538B2 (en) * 2006-11-15 2013-07-17 カシオ計算機株式会社 Display driving device and driving method thereof, and display device and driving method thereof
US8026873B2 (en) * 2007-12-21 2011-09-27 Global Oled Technology Llc Electroluminescent display compensated analog transistor drive signal
JP5107824B2 (en) * 2008-08-18 2012-12-26 富士フイルム株式会社 Display device and drive control method thereof
US8194063B2 (en) * 2009-03-04 2012-06-05 Global Oled Technology Llc Electroluminescent display compensated drive signal
CN102364568B (en) * 2011-06-27 2013-11-06 昆山工研院新型平板显示技术中心有限公司 Pixel cell circuit of AMOLED (active matrix/organic light emitting diode) and organic light-emitting display device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3688564B2 (en) 2000-07-24 2005-08-31 株式会社神戸製鋼所 Chemical bomb demolition equipment
JP2002091377A (en) 2000-09-11 2002-03-27 Hitachi Ltd Organic el display device
TW561445B (en) * 2001-01-02 2003-11-11 Chi Mei Optoelectronics Corp OLED active driving system with current feedback
KR100370095B1 (en) * 2001-01-05 2003-02-05 엘지전자 주식회사 Drive Circuit of Active Matrix Formula for Display Device
JP2002278513A (en) * 2001-03-19 2002-09-27 Sharp Corp Electro-optical device
US7224333B2 (en) * 2002-01-18 2007-05-29 Semiconductor Energy Laboratory Co. Ltd. Display device and driving method thereof

Also Published As

Publication number Publication date
CN1898719A (en) 2007-01-17
US8610651B2 (en) 2013-12-17
KR20060123355A (en) 2006-12-01
AT445895T (en) 2009-10-15
DE602004023649D1 (en) 2009-11-26
EP1697920A1 (en) 2006-09-06
JP2007515688A (en) 2007-06-14
US20080272993A1 (en) 2008-11-06
CN1898719B (en) 2010-04-21
MXPA06007060A (en) 2006-09-04
WO2005071649A1 (en) 2005-08-04

Similar Documents

Publication Publication Date Title
EP2383721B1 (en) System and Driving Method for Active Matrix Light Emitting Device Display
US9214107B2 (en) Active matrix display device compensating for ageing of the display element and variations in drive transistor threshold voltage
KR100580554B1 (en) Electro-Luminescence Display Apparatus and Driving Method thereof
KR100960612B1 (en) Electroluminescent display devices and method of addressing the same
US6229508B1 (en) Active matrix light emitting diode pixel structure and concomitant method
EP1713053B1 (en) Active-matrix display, the emitters of which are supplied by voltage-controlled current generators
EP2388764B1 (en) Method and System for Programming and Driving Active Matrix Light Emitting Device Pixel
US6369786B1 (en) Matrix driving method and apparatus for current-driven display elements
US9105237B2 (en) Organic light emitting display and driving method thereof
DE102006057537B9 (en) OLED display device and driving method
EP1756795B1 (en) Active matrix display devices
US7088318B2 (en) System and method for compensation of active element variations in an active-matrix organic light-emitting diode (OLED) flat-panel display
JP4059537B2 (en) Organic thin film EL display device and driving method thereof
EP1646032B1 (en) Pixel circuit for OLED display with self-compensation of the threshold voltage
US20070285359A1 (en) Display apparatus
JP4115763B2 (en) Display device and display method
US20150192621A1 (en) Method and system for programming, calibrating and driving a light emitting device display
CN101978412B (en) An electroluminescent pixel driving device, light emitting device and property parameter acquisition method in an electroluminescent pixel driving device
US7995008B2 (en) Drive circuit for electroluminescent device
US20060071886A1 (en) Method of improving the output uniformity of a display device
US20100045650A1 (en) Active matrix display device with optical feedback and driving method thereof
US8094144B2 (en) Electronic circuit, optoelectronic device, method for driving optoelectronic device, and electronic apparatus
US20170330515A1 (en) Pixel and organic light emitting diode display using the same
CA2567076C (en) Voltage-programming scheme for current-driven amoled displays
US20050225683A1 (en) Electro-optical device and electronic apparatus

Legal Events

Date Code Title Description
AK Designated contracting states:

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

17P Request for examination filed

Effective date: 20060620

DAX Request for extension of the european patent (to any country) deleted
RTI1 Title (correction)

Free format text: DEVICE FOR DISPLAYING IMAGES ON AN OLED ACTIVE MATRIX

AK Designated contracting states:

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 602004023649

Country of ref document: DE

Date of ref document: 20091126

Kind code of ref document: P

RAP2 Transfer of rights of an ep granted patent

Owner name: THOMSON LICENSING

LTIE Lt: invalidation of european patent or patent extension

Effective date: 20091014

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100215

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100214

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100125

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

BERE Be: lapsed

Owner name: THOMSON LICENSING

Effective date: 20091231

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100701

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100114

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

26N No opposition filed

Effective date: 20100715

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100115

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091231

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091231

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091231

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

PGFP Postgrant: annual fees paid to national office

Ref country code: GB

Payment date: 20101231

Year of fee payment: 7

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091221

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100415

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20111221

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20091014

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20111221

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 13

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

PGFP Postgrant: annual fees paid to national office

Ref country code: DE

Payment date: 20181211

Year of fee payment: 15

PGFP Postgrant: annual fees paid to national office

Ref country code: FR

Payment date: 20181231

Year of fee payment: 15