EP0063140A1 - Datenkommunikationsbusstruktur - Google Patents
DatenkommunikationsbusstrukturInfo
- Publication number
- EP0063140A1 EP0063140A1 EP19810902918 EP81902918A EP0063140A1 EP 0063140 A1 EP0063140 A1 EP 0063140A1 EP 19810902918 EP19810902918 EP 19810902918 EP 81902918 A EP81902918 A EP 81902918A EP 0063140 A1 EP0063140 A1 EP 0063140A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- input
- output
- operatively connected
- data
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US19979280A | 1980-10-23 | 1980-10-23 | |
US199792 | 1980-10-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
EP0063140A1 true EP0063140A1 (de) | 1982-10-27 |
Family
ID=22739036
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP19810902918 Withdrawn EP0063140A1 (de) | 1980-10-23 | 1981-10-16 | Datenkommunikationsbusstruktur |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0063140A1 (de) |
WO (1) | WO1982001607A1 (de) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3319980A1 (de) * | 1983-06-01 | 1984-12-06 | Siemens AG, 1000 Berlin und 8000 München | Integrierbares busorientiertes uebertragungssystem |
US4744076A (en) * | 1986-08-06 | 1988-05-10 | E. I. Du Pont De Nemours And Company | Bus structure having constant electrical characteristics |
DE3708887A1 (de) * | 1987-03-19 | 1988-09-29 | Martin Neschen | Paralleler datenbus |
JP2628194B2 (ja) * | 1988-07-28 | 1997-07-09 | 株式会社日立製作所 | データ処理装置 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3737861A (en) * | 1970-04-01 | 1973-06-05 | Honeywell Inc | Input/output bus |
US4034346A (en) * | 1975-10-15 | 1977-07-05 | Compagnie Honeywell Bull (Societe Anonyme) | Interface for establishing communications between a data-processing unit and a plurality of stations |
US4067059A (en) * | 1976-01-29 | 1978-01-03 | Sperry Rand Corporation | Shared direct memory access controller |
US4050097A (en) * | 1976-09-27 | 1977-09-20 | Honeywell Information Systems, Inc. | Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus |
US4085448A (en) * | 1976-10-04 | 1978-04-18 | International Business Machines Corporation | Data communication bus structure |
US4213177A (en) * | 1978-04-24 | 1980-07-15 | Texas Instruments Incorporated | Eight bit standard connector bus for sixteen bit microcomputer using mirrored memory boards |
-
1981
- 1981-10-16 EP EP19810902918 patent/EP0063140A1/de not_active Withdrawn
- 1981-10-16 WO PCT/US1981/001396 patent/WO1982001607A1/en unknown
Non-Patent Citations (1)
Title |
---|
See references of WO8201607A1 * |
Also Published As
Publication number | Publication date |
---|---|
WO1982001607A1 (en) | 1982-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0522764B1 (de) | Multiplexierungsschema für Modemsteuerungssignale | |
US4071887A (en) | Synchronous serial data adaptor | |
US5416909A (en) | Input/output controller circuit using a single transceiver to serve multiple input/output ports and method therefor | |
US4048673A (en) | Cpu - i/o bus interface for a data processing system | |
US20020114415A1 (en) | Apparatus and method for serial data communication between plurality of chips in a chip set | |
JPH0981508A (ja) | 通信方法及び装置 | |
US4047246A (en) | I/O bus transceiver for a data processing system | |
JPS6410977B2 (de) | ||
CA1186065A (en) | Circuit for extending a multiplexed address and data bus to distant peripheral devices | |
US4047201A (en) | I/O Bus transceiver for a data processing system | |
US8510485B2 (en) | Low power digital interface | |
EP0063140A1 (de) | Datenkommunikationsbusstruktur | |
US4720828A (en) | I/o handler | |
US6192409B1 (en) | X.25 network connection for X.25 protocol communication used in a full electronic switching system | |
US4644469A (en) | Addressing system for electronic computer | |
EP0005045A1 (de) | Impulsdatenkommunikationssystem und Adapter | |
EP0983554B1 (de) | Verbindung von peripheriegeräten mit einem bus über eine slave-schnittstellenvorrichtung | |
US4040032A (en) | Peripheral device controller for a data processing system | |
CN114003543B (zh) | 一种高速串行总线时钟补偿方法及系统 | |
CN115328845B (zh) | 一种四线串行外设接口通信协议设计的方法 | |
CN116185936B (zh) | 一种spi通信数据收发异常检测控制系统及检测方法 | |
JP7265953B2 (ja) | 通信制御システムおよび情報処理装置 | |
CN217157097U (zh) | 一种用于实现多master优先级控制输出的双总线电路 | |
CN115562912A (zh) | 一种数据冗余监视方法 | |
CN1120429C (zh) | 数据总线 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB NL |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 19830103 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: SCHUCK, DAVID BURTON |