EP0043277A2 - Méthode et dispositif de commande d'une matrice d'affichage - Google Patents

Méthode et dispositif de commande d'une matrice d'affichage Download PDF

Info

Publication number
EP0043277A2
EP0043277A2 EP81302958A EP81302958A EP0043277A2 EP 0043277 A2 EP0043277 A2 EP 0043277A2 EP 81302958 A EP81302958 A EP 81302958A EP 81302958 A EP81302958 A EP 81302958A EP 0043277 A2 EP0043277 A2 EP 0043277A2
Authority
EP
European Patent Office
Prior art keywords
display
voltage
electrodes
scanning
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP81302958A
Other languages
German (de)
English (en)
Other versions
EP0043277A3 (en
EP0043277B1 (fr
Inventor
Kazuhiro Takahara
Keizo Kurahashi
Hisashi Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP8959080A external-priority patent/JPS5714889A/ja
Priority claimed from JP9829180A external-priority patent/JPS5722289A/ja
Priority claimed from JP11451580A external-priority patent/JPS5738494A/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of EP0043277A2 publication Critical patent/EP0043277A2/fr
Publication of EP0043277A3 publication Critical patent/EP0043277A3/en
Application granted granted Critical
Publication of EP0043277B1 publication Critical patent/EP0043277B1/fr
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels

Definitions

  • the present invention relates to. a method of driving, and driving circuitry for driving, a matrix type display device.
  • One matrix type display device in which capacitive display cells are arranged in the form of a matrix which is well known is a display panel having a structure such that scanning electrodes and data electrodes are arranged in opposing areas, in mutually orthogonal directions,on the two sides of a display medium such . as an EL (electro-luminescence) substance or a discharge gas.
  • the scanning and data electrodes are disposed on respective insulation layers.
  • AC refresh drive is employed for driving such a display panel, but since many half-selected display cells are connected to selected electrodes on both scanning anddata sides, the power used for driving must be sufficient to charge the capacitances of these half-selected display cells.
  • Figure l(a) of the accompanying drawings is a sectional view illustrating the structure of an ordinary thin film EL display device.
  • a transparent scanning (or data) electrode 2 is laid in a Y direction on a glass substrate 1
  • an EL layer (electro-luminescence layer) 4 is placed thereon over an insulating layer 3 on electrode 2, and at a rear surface of the device (the upper surface as seen in Figure l(a) ) a data(or scanning) electrode 6 is laid in an X direction on another insulating layer 5.
  • capacitive display cells 7 are defined at the..intersection or crossing points of (Y) scanning electrodes 2 and (X) data electrodes.
  • a desired display can be obtained by applying a refresh pulse in common from the Y side scanning electrodes 2 after repeating operating cycles for providing a single display frame, wherein a drive pulse corresponding to data to be displayed on selected lines is applied in parallel from the side of the data electrodes 6, under conditions such that the Y side scanning electrodes 2 are sequentially selected one by one.
  • Figure 2(c) of the accompanying drawings schematically illustrates the pattern of voltage levels applied to a display screen when half (Xa) of the X electrodes are selected and one Y electrode (Ya) is selected and electrodes Xna and Yna are not selected. Selected cells are located at crossing points in an area Xa-Ya, half-selected cells in an area Xa-Yna, and in an area Xna-Ya and non-selected cells are located in an area Xna-Yna., when scanning electrode Ya is selected with a certain scanning timing and simultaneously a half of the data electrodes are selected. As will be understood from Figure 2(c), as the number of selected data electrodes increases, so power consumption at half-selected points, and thus power wastage, increases.
  • An embodiment of the present invention can provide for the driving of a matrix type display device consisting of capacitive display cells, such as an EL display device, with low drive power and a wide voltage margin and with substantially no eroneous display problems.
  • an embodiment of the present invention can provide a method of driving a display panel which reduces wasted power consumption at half- an selected points and non-selected points onLEL display .device for example, and which simultaneously can assure stable drive without enoneous display and without drive stability depending upon the number of selected points, thereby to realise a high reliability and low cost driving circuit.
  • a non-display voltage of a level Vna which is insufficient for providing a display effect, is applied to the non-selected data electrodes and simultaneously non-selected scanning electrodes are sustained at a voltage higher than the reference voltage.
  • Figure 3(a) and (b) respectively show voltage waveforms; (a) shows voltages applied to electrodes and (b) shows voltages applied to display cells, as applied in a method of driving a display device embodying the present invention.
  • the display device is, by way of example, taken to be a thin film EL display device as explained previously with reference to Figure 1.
  • the brightness of a display cell rises rapidly with voltage applied to the cell, that is the brightness characteristic rises rapidly, and the rapid rise begins at an applied voltage of about 150V as indicated by curve 9 in Figure 4, which is a graphical illustration of applied voltage versus brightness, and saturates at a voltage of about 200V, as a general tendency.
  • non-selected scanning electrodesYna are floated, selected scanning electrode Ya is grounded, whilst a display drive voltage Va of 200V is applied to selected data electrode Xa, and on the other hand, a non-display voltage Vna of 150V is applied to non-selected data electrodes Xna.
  • the voltage Vna which is 150V, applied to non-selected data electrodes (Xna), corresponds to a display threshold voltage giving a brightness indicated by LD in Figure 4 which is insufficient to give a display effect as a result of the form of the brightness characteristic as illustrated in Figure 4.
  • the display drive voltage Va which is 200V,is set to correspond to a voltage giving saturated brightness as indicated by LS in Figure 4.
  • the voltage of a non-selected scanning electrode Yna which is sustained in a floating condition, is thus floating within the range from 200V to 150V in accordance with the number of selected data electrodes arranged opposite to the non-selected scanning electrode Yna.
  • Figure 5(b) corresponds to a case in which a half (1/2) of the data electrodes are selected.
  • the potential of the floating non-selected scanning electrode Yna comes close to 175V , in dependence upon the voltage 200V of the selected data electrodes and the voltage 150V of the non-selected data electrodes, and a voltage of about 25V is actually applied to ... display cells corresponding to half-selected points Xa-Yna and to non-selected points Xna-Yna.
  • Figure 5(c) illustrates a case in which only one data electrode is non-selected.
  • the voltage of the floating non-selected scanning electrodes (Yna) rises to about 200V in accordance with the voltage of selected data electrodes Xa, and no voltage is actually applied to the cells corresponding to half-selected points Xa-Yna.
  • invalid or wasted power consumption is at a maximum when half of the data electrodes are selected, as shown in Figure 5(b), but the effect of the present invention in terms of reducing power consumption is still distinctive in this case as compared with conventional methods since such maximum value of wasted power consumption is at worst provided only by the discharge current due to a voltage difference of about 25V.
  • a non-display voltage Vna lower than the display threshold value
  • a voltage of at most Va-Vna 50V in this case
  • the risk of erroneous display can be eliminated even in a case in which display voltage Va is increased further, provided that the value of Va-Vna is kept to or below the level of Vna.
  • Figure 6 illustrates one example of circuitry for realising driving in accordance with an embodiment of the present invention.
  • the electrodes Y1 to Y3, which form a Y side scanning electrode group 2, of an EL display device 10 as-explained previously with reference to Figure 1 are connected with scanning transistors QS1 to QS3 for selective grounding.
  • these electrodes are also connected in common with a transistor Qyr, for supplying a refresh pulse, via diodes for signal separation.
  • Electrodes X1 to X3 of an X side data electrode group 6 are connected with address drivers XA1 to XA3 each comprising a pnp and npn transistor pair Q1, Q2 which pair is connected in series between display level Va (200V) supply and a non-display level Vna (150V) supply. Moreover, there are connected in common to these data electrodes (via diodes for separation), a transistor Qxc for clamping to non-display voltage Vna and a transistor Qxd for grounding.
  • an AC refresh driving method as explained is employed. That is, scanning for a single display frame is carried out by sequentially repeating an address period for each line. Thereafter, an.addressed point emits light when a refresh pulse is applied in common from the side of the scanning electrodes.
  • Figure 7(a) shows input signal waveforms in an address period TA and in a refresh period TR as applied to drivers and transistors in a case in which a display cell C22 at the intersection or crossing point of scanning electrode Y2 and data electrode X2 is caused to emit light.
  • waveforms are 'labelled with references which apply also to the corresponding input terminals in Figure 6.
  • Figure 7(b) shows waveforms applied to ⁇ electrodes
  • Figure 7(c) shows voltage waveforms applied to respective display cells.
  • the non-selected scanning electrodes Y1, Y3 are placed in a floating condition offering a high impedance by turning scanning transistors QSland QS3 OFF:
  • the non-selected electrodes on the data electrode side are clamped to a non-display voltage of 150V respectively via the non-selected address drivers and the clamp transistor Qxc .
  • a charging current in accordance with the floating voltage (of the non-selected scanning electrodes) flows into the stray capacitance of the non-selected scanning electrodes and flows to the half-selected points on the selected data electrode X2 from the 200V drive power source of the address driver XA2.
  • a charging current which flows into the non-selected data electrodes via the floating non-selected scanning electrodes Yl, Y3 from the selected data electrode X2 and goes to the 150V power source through the transistors Q2 on the low voltage side of non-selected address drivers XA1, XA3 connected to non-selected data electrodes on the data electrodes side, flows into the display cells corresponding to the non-selected points.
  • the charging or discharging current flowing into these half-selected points and non-selected points depends only on a voltage difference of about 25V and therefore the power loss is comparatively low.
  • electrodes Y1 to Y4 of a Y side scanning electrode group 2 of a thin film EL display device 10 are respectively connected with the transistors QS1 to QS4, for selective grounding thereof, as scanning drivers, and are also connected in common with a refresh pulse supply transistor Qyr via diodes D1, for separation.
  • electrodes X1 to X4 of an X side data electrode group 6 are respectively connected with address drivers XAl to XA4 consisting each of a pair of complementary pnp and npn type transistors Q1, Q2 which pair is connected in series between a floating power supply line 11 on a high potential side (a second power supply line), and a floating power supply line 12 on a low potential side (a first power supply line).
  • the first power supply line 12 is connected to a voltage change-over circuit 13 which consists of a complementary transistor pair Q3, Q4 connected in series between a DC power supply Vna of a non-display voltage level and a reference ground voltage Vg and also connected respectively to the data electrodes X1 to X4 via diodes D2 for separation.
  • the second power supply line 11 is connected with an address voltage source ⁇ Va connected to the first.power supply line so that the second power supply line is kept higher than the first power supply line 12 by a voltage, ⁇ Va corresponding to a difference between display voltage Va and non-display voltage Vna.
  • the first power supply line 12 can provide two voltages, the reference ground voltage Vg or non-display voltage Vna, in accordance with the condition, ON or OFF, of the transistors Q3, Q4 of the voltage change-over circuit 13.
  • the reference ground voltage Vg or non-display voltage Vna When the mon-display voltage Vna is selected, data electrodes are clamped to the non-display voltage Vna through the diodes D2. Therefore when pnp transistor Ql of an address driver is controlled to be ON in these conditions, display voltage Va is applied to the selected data electrode in such a way that the address voltage ⁇ Va on the 2nd power supply line is superimposed on the non-display voltage Vna.
  • the falling portion of the voltage pulse applied can be formed through discharge in the data electrode side.
  • the AC refresh drive method as explained is employed. Thereby scanning for a single display frame is carried out by sequentially repeating an address period for each line and thereafter an addressed point is capable of emitting light when a refresh pulse is applied in common from the scanning electrode side.
  • Figure 9(a) illustrates input signal waveforms for the drivers and transistors in an address period TA and in a refresh period TR for a case in which a display cell C22 corresponding to the intersection point of scanning electrode Y2 and data electrode X2 in Figure 8 is to emit light.
  • Each waveform is labelled with the reference which applies also to the corresponding input terminal in Figure 8.
  • Figure 9(b) shows the waveforms as applied to electrodes
  • Figure 9(c) shows the waveforms of voltages applied to display cells.
  • the non-selected data electrode Xna namely X1, X3 and X4 are clamped to the non-display voltage Vna of 150V on the first power supply line 12 through the diodes D2. Therefore, a floating voltage Vf, of a value between the display voltage Va (200V) and non-display voltage Vna (150V), the value depending upon the number of selected data electrodes, is induced on the floating non-selected scanning electrodes Yna, namely Y1, Y3 and Y4.
  • a refresh voltage pulse Vg equivalent to the display voltage Va is applied from the transistor Qyr acting as a refresh driver connected in common to the Y side scanning electrodes.
  • the operations for a single frame terminate in the refresh period TR where the refresh voltage pulse Vr is applied, all data electrodes Xl to X4 are connected to the first power supply line 12 through npn transistors Q2 on the low voltage side of the address drivers and moreover are connected to ground potential V g via the npn transistor Q4 of the voltage change-over circuit 13.
  • a voltage difference between the first and second power supply lines does not change even when thevoltage of the first power supply line 12 is changed over between the level of non-display voltage Vna and the ground potential Vg. Therefore, it is sufficient for the address driver to be resistant to an.address voltage as low as 50V or so as indicated by ⁇ Va. Thus, the problem of withstand voltage can be solved even when address drivers XA1 to XA4 on the data electrodes side are formed of CMOS IC.
  • Vnm Vna + (Va-Vna)/2 in order to minimise voltage applied at display cells corresponding to half-selected points.
  • a display drive pulse Va of 20QV is applied to a selected data electrode X based on data corresponding to the line of selected scanning electrode Ya being clamped to the reference ground potential; meanwhile non-selected data electrodes Xna and non-selected scanning electrodes Yna are respectively sustained at voltages Vna (150V) and Vnm (175V). Because of the - brightness characteristics as explained with reference to Figure 4, the voltage Vna (150V)applied to non-selected data electrodes is applied as a maximum voltage corresponding to a point having a brightness LD as indicated in Figure 4 which is insufficient for providing a display effect.
  • the voltage 200V of the display drive pulse Va is also set as a voltage which provides the saturated brightness LS indicated in Figure 4 in the same way.
  • the intermediate voltage Vnm (175V) which is applied to the non-selected scanning electrodes Yna is selected to have the value which is obtained by adding a half of the difference between Va and Vna to Vna.
  • a non-display voltage of 150V is applied to the cells corresponding to half-selected points Ya-Xna on the selected line, namely the selected scanning electrode Ya, but a voltage of only 25V, corresponding to voltage difference between the electrodes intersecting thereat, is applied to the cells corresponding to the half-selected points Xa-Yna on the selected data electrodes Xa, which cells account for the majority of the remaining cells, and to the cells corresponding to non-selected points Xna-Yna.
  • a voltage of 25V is uniformly applied to the cells other.than those along the selected scanning line independently of the number of selected data electrodes and therefore there are no substantial fluctuations in power consumption.
  • Figure 11 illustrates an example of circuitry for realising driving as explained above.
  • scanning drivers YS1 to YS3, each comprising a pnp and npn transistor pair Q1, Q2 connected in series between a power supply Vnm of 175V and ground, are respectively connected.
  • the electrodes of this scanning electrode group 2 are also connected with a transistor Qyc, for clamping them to an intermediate voltage Vnm in common, via diodes for separation, and further connected in common with a refresh pulse supply transistor .Qyr, via diodes for separation.
  • electrodes X1 to.X3 of an X side data electrode group 6 are respectively connected with address drivers XA1 to XA3 each comprising a .pnp and npn transistor pair Q3, Q4 connected in series between a display level Va (200V) and a non-display level Vna (150V).
  • address drivers XA1 to XA3 each comprising a .pnp and npn transistor pair Q3, Q4 connected in series between a display level Va (200V) and a non-display level Vna (150V).
  • the electrodes of the data electrode group are connected in common to a transistor Qxc, for clamping to the non-display voltage Vna, and to a transistor Qxd for grounding, via diodes for separation.
  • the AC refresh drive method as explained is employed, where scanning for a single display frame is carried out by sequentially repeating an address period for each line and thereafter a refresh pulse is applied in common from the scanning electrode side, and thereby addressed points are capable of emitting light.
  • Figure 12(a) shows the input signal waveforms for drivers and transistors in an address period TA and in a refresh period TR in a case in which a cell C22 corresponding to the intersection point of scanning electrode Y2 and data electrode X2 shown in Figure 11 is to be caused to emit light.
  • the waveforms in Figure 12(a) are labelled with references which are also applied to the corresponding input terminals in Figure 11.
  • Figure 12(b) shows waveforms of voltages as applied to electrodes
  • Figure 12(c) shows waveforms of voltages as applied to display cells.
  • a display drive pulse of 200V is applied to the selected cell from transistor Q3 of address driver XA2 towards the grounding transistor Q2 of the scanning driver YS2.
  • the non-selected scanning electrodes Y1, Y3 are clamped to an intermediate voltage of 175V through non-selected scanning driver and clamping transistor Qyc.
  • non-selected electrodes on the data electrode side are also respectively clamped to the non-display voltage of 150V via the non-selected address drivers and clamping transistor Qxc.
  • non-display voltage Vna is applied to non-selected electrodes on the data electrode side and non-selected scanning electrodes are sustained at a predetermined voltage higher than a floating voltage condition or a reference voltage.
  • the same effect can in substance be obtained even when the voltage conditions applied to the non-selected electrodes are reversed. Namely, it should be understood that it is possible to set non-selected data electrodes into a floating condition and to apply non-display voltage Vna to non- selected scanning electrodes.
  • electrode '2 on the 'side of substrate 1 of the EL device is generally formed of a transparent conductive film in order that the display can be observed through the glass substrate.
  • This transparent electrode layer is usually of tin oxide (Sn0 2 ) or indium oxide (In 2 0 3 ) or their compounds, which means that the layer inevitably has a higher electrode resistance than a rear side electrode 6 which consists of aluminium film.
  • a transparent electrode consisting of tin oxide film has han area resistance of about 10 ohms/sq and this provides an electrode resistance of several tens of K-ohms for a relatively large display screen.
  • the inventors of the present invention have found that the effects of electroderesistance can be more efficiently suppressed by supplying a display drive pulse from the side of the transparent electrodes rather than supplying it from the side of the metallic rear side electrodes.
  • Figure 13(a) refers to a case in which a drive pulse is supplied from the side of resistive transparent electrodes 2
  • Figure 13(b) refers to a case in which a drive pulse is supplied from the-side of metallic rear side electrodes 6.
  • the equivalent circuit is a ladder type circuit including Co and n.r, as shown in Figure 14(b).
  • the time constant of the ladder type circuit is larger than the time constant R.Co of the simple parallel circuit of Figure 14(a).
  • the rising time of a pluse waveform can be reduced and distortion of the waveform can also be reduced more effectively by supplying the drive pulse voltage from the side of the transparent electrodes with the transparent electrodes used as data electrodes, as shown in Figure 13(a).
  • the transparent electrodes be driven as data electrodes and the metallic rear side electrodes as scanning electrodes.
  • a non-display voltage which is somewhat lower than a display threshold value is supplied to either the non-selected data electrodes or the non-selected scanning electrodes, and simultaneously a display voltage is supplied to selected display cells whilst non-selected scanning electrodes, or non-selected data electrodes, as the case may be, are sustained at a voltage higher than a reference voltage.
  • an embodiment of the present.invention can be very effective when employed for driving a matrix type display device comprising capac itive display cells, for example a thin film EL display device.
  • An embodiment of the present invention can provide an improved method for driving a matrix type display device wherein capacitive display cells are arranged in the form of a matrix.
  • an embodiment of the present invention can provide an advantageous method for driving a display panel such as a thin film EL display device which requires only a low driving power and which can provide a wide operating margin.
  • a method embodying the present invention for driving a thin film EL display device, provides that when clamping Y side scanning electrodes selectively and sequentially to a reference voltage and applying a display voltage selectively from the X side data electrodes, a non-display voltage, which is lower than the display threshold voltage, is applied to non-selected data electrodes, and non-selected scanning electrodes are floated.
  • This method can effectively reduce driving power and can widen operating voltage range.
  • On embodiment of the present invention provides a method for driving an EL display device including a matrix type EL display device which comprises an EL layer, matrix type transparent row electrodes and metallic column electrodes which are capacitively coupled with the EL layer and provide a display effect by applying, a display voltage of a predetermined level from both electrodes to EL display cells defined at intersection points of both electrodes, wherein, on the occasion of supplying selectively the display voltage from the other electrode group used as the data electrode under the andition that the one of said transparent row electrodes and metallic column electrodes groups is clamped as the scanning electrodes group selectively and sequentially to the reference voltage, the non-selected electrodes of said one electrode group connected to the scanning circuit are placed in the floating condition and simultaneously a non-display voltage which is lower than the display threshold voltage of said EL display cells is applied to the non-selected electrodes of the said one electrode group connected to the address drive circuit.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of El Displays (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
EP81302958A 1980-06-30 1981-06-30 Méthode et dispositif de commande d'une matrice d'affichage Expired EP0043277B1 (fr)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP89590/80 1980-06-30
JP8959080A JPS5714889A (en) 1980-06-30 1980-06-30 Matrix display unit driving method
JP9829180A JPS5722289A (en) 1980-07-17 1980-07-17 Method of driving matrix display unit
JP98291/80 1980-07-17
JP114515/80 1980-08-19
JP11451580A JPS5738494A (en) 1980-08-19 1980-08-19 Cirucit for selectively driving matric display unit

Publications (3)

Publication Number Publication Date
EP0043277A2 true EP0043277A2 (fr) 1982-01-06
EP0043277A3 EP0043277A3 (en) 1982-09-22
EP0043277B1 EP0043277B1 (fr) 1986-04-23

Family

ID=27306157

Family Applications (1)

Application Number Title Priority Date Filing Date
EP81302958A Expired EP0043277B1 (fr) 1980-06-30 1981-06-30 Méthode et dispositif de commande d'une matrice d'affichage

Country Status (4)

Country Link
US (1) US4456909A (fr)
EP (1) EP0043277B1 (fr)
CA (1) CA1190338A (fr)
DE (1) DE3174454D1 (fr)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0155488A2 (fr) * 1984-03-19 1985-09-25 International Business Machines Corporation Méthode et dispositif d'affichage à balayage à trame
GB2158982A (en) * 1984-04-02 1985-11-20 Sharp Kk Electroluminescent panels
EP0262612A2 (fr) * 1986-09-26 1988-04-06 Matsushita Electric Industrial Co., Ltd. Panneau d'affichage à électroluminescence configuré pour une consommation minimale d'énergie
EP0811866A1 (fr) * 1995-12-14 1997-12-10 Seiko Epson Corporation Procede de pilotage d'afficheur, afficheur et appareil electronique
KR100635043B1 (ko) * 2000-12-28 2006-10-17 삼성에스디아이 주식회사 유기전자발광구동회로, 수동매트릭스유기전자발광표시장치, 및 유기전자발광구동법
WO2011104212A1 (fr) 2010-02-23 2011-09-01 Bayer Materialscience Ag Catalyseur pour la production de chlore

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4652872A (en) * 1983-07-07 1987-03-24 Nec Kansai, Ltd. Matrix display panel driving system
US4642524A (en) * 1985-01-08 1987-02-10 Hewlett-Packard Company Inverse shadowing in electroluminescent displays
JPH0634152B2 (ja) * 1985-12-17 1994-05-02 シャープ株式会社 薄膜ｅｌ表示装置の駆動回路
US4937647A (en) * 1986-11-06 1990-06-26 Texas Instruments Incorporated SCR-DMOS circuit for driving electroluminescent displays
JPH07109798B2 (ja) * 1987-01-06 1995-11-22 シャープ株式会社 薄膜ｅｌ表示装置の駆動回路
US4769753A (en) * 1987-07-02 1988-09-06 Minnesota Mining And Manufacturing Company Compensated exponential voltage multiplier for electroluminescent displays
FI91684C (fi) * 1992-05-15 1994-07-25 Planar International Oy Ltd Menetelmä ja laitteisto elektroluminenssimatriisinäytön ohjaamiseksi
DE19722190B4 (de) * 1996-05-29 2006-12-07 Fuji Electric Co., Ltd., Kawasaki Verfahren zum Treiben eines Anzeigeelements
US5929656A (en) * 1997-05-16 1999-07-27 Motorola, Inc. Method and apparatus for driving a capacitive display device
JPH11340572A (ja) * 1998-05-26 1999-12-10 Fuji Xerox Co Ltd 半導体デバイス及び画像形成装置
US7262974B2 (en) * 2005-10-28 2007-08-28 Cisco Technology, Inc. Techniques for alleviating the need for DC blocking capacitors in high-speed differential signal pairs

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3343128A (en) * 1963-06-27 1967-09-19 Gen Dynamics Corp Electroluminescent panel driver circuits
US4152626A (en) * 1976-09-03 1979-05-01 Sharp Kabushiki Kaisha Compensation for half selection in a drive system for a thin-film EL display

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL243983A (fr) * 1959-10-02 1964-02-05
US3765011A (en) * 1971-06-10 1973-10-09 Zenith Radio Corp Flat panel image display
US4349816A (en) * 1981-03-27 1982-09-14 The United States Of America As Represented By The Secretary Of The Army Drive circuit for matrix displays

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3343128A (en) * 1963-06-27 1967-09-19 Gen Dynamics Corp Electroluminescent panel driver circuits
US4152626A (en) * 1976-09-03 1979-05-01 Sharp Kabushiki Kaisha Compensation for half selection in a drive system for a thin-film EL display

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 19, no. 9, February 1977, pages 3457-3458, New York (USA); *
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 21, no. 3, August 1978, page 1096-1098, New York (USA); *

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0155488A2 (fr) * 1984-03-19 1985-09-25 International Business Machines Corporation Méthode et dispositif d'affichage à balayage à trame
EP0155488A3 (en) * 1984-03-19 1988-11-30 International Business Machines Corporation Raster scan display device and method
GB2158982A (en) * 1984-04-02 1985-11-20 Sharp Kk Electroluminescent panels
EP0262612A2 (fr) * 1986-09-26 1988-04-06 Matsushita Electric Industrial Co., Ltd. Panneau d'affichage à électroluminescence configuré pour une consommation minimale d'énergie
EP0262612A3 (en) * 1986-09-26 1990-12-12 Matsushita Electric Industrial Co., Ltd. Electroluminescence display panel configured for minimized power consumption
EP0811866A1 (fr) * 1995-12-14 1997-12-10 Seiko Epson Corporation Procede de pilotage d'afficheur, afficheur et appareil electronique
EP0811866A4 (fr) * 1995-12-14 1998-12-02 Seiko Epson Corp Procede de pilotage d'afficheur, afficheur et appareil electronique
US6262704B1 (en) 1995-12-14 2001-07-17 Seiko Epson Corporation Method of driving display device, display device and electronic apparatus
US6496174B2 (en) 1995-12-14 2002-12-17 Seiko Epson Corporation Method of driving display device, display device and electronic apparatus
KR100635043B1 (ko) * 2000-12-28 2006-10-17 삼성에스디아이 주식회사 유기전자발광구동회로, 수동매트릭스유기전자발광표시장치, 및 유기전자발광구동법
WO2011104212A1 (fr) 2010-02-23 2011-09-01 Bayer Materialscience Ag Catalyseur pour la production de chlore

Also Published As

Publication number Publication date
US4456909A (en) 1984-06-26
EP0043277A3 (en) 1982-09-22
EP0043277B1 (fr) 1986-04-23
CA1190338A (fr) 1985-07-09
DE3174454D1 (en) 1986-05-28

Similar Documents

Publication Publication Date Title
EP0043277B1 (fr) Méthode et dispositif de commande d'une matrice d'affichage
KR100662069B1 (ko) 구동 장치, 구동 방법, 플라즈마 디스플레이 장치 및플라즈마 디스플레이 패널의 전원 회로
CA1211874A (fr) Methode d'excitation pour afficheur matriciel
JP4827040B2 (ja) プラズマディスプレイ装置
JP2005309397A (ja) プラズマディスプレイパネル、プラズマディスプレイ装置及びプラズマディスプレイパネルの駆動方法
JPH0782300B2 (ja) マトリクス型薄膜電界発光パネルの電極構造
CN1132894A (zh) 能抑制等离子体显示槽的冲击电流的等离子体驱动电路
JPH0736101B2 (ja) 交流プラズマ表示パネル用制御回路
JPS6311680B2 (fr)
JPH11296139A (ja) ダミー電極駆動装置及びダミー電極駆動方法並びに交流面放電型プラズマディスプレイ装置
EP1652167A2 (fr) Commande d'une matrice de systeme d'affichage electroluminescent
JP4012529B2 (ja) プラズマディスプレイパネル及びその駆動方法
JPH0519714A (ja) 平面表示装置
KR100670177B1 (ko) 플라즈마 표시 장치와 그의 구동 방법
JP5086639B2 (ja) プラズマディスプレイパネルの駆動装置
KR100833927B1 (ko) 플라스마 디스플레이 장치 및 플라스마 디스플레이 패널의구동 회로
JPS6365958B2 (fr)
US3792311A (en) Split-sustainer operation for gaseous discharge display panels
JP3121663B2 (ja) 交流式放電型プラズマディスプレイパネルを用いた表示装置
KR100510183B1 (ko) 플라즈마 디스플레이 패널과 그의 구동장치 및 방법
KR100761156B1 (ko) 일렉트로-루미네센스 표시소자의 구동장치 및 방법
JP2738889B2 (ja) 表示装置
US20050219154A1 (en) Method of driving display panel
US4386297A (en) Gas discharge panel device
KR940006298B1 (ko) 플라즈마 표시장치의 구동방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): DE FR GB NL

RBV Designated contracting states (corrected)

Designated state(s): DE FR GB NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE FR GB NL

17P Request for examination filed

Effective date: 19821209

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL

ET Fr: translation filed
REF Corresponds to:

Ref document number: 3174454

Country of ref document: DE

Date of ref document: 19860528

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19920407

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19920629

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19920630

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19920827

Year of fee payment: 12

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Effective date: 19930630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19940101

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee
GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19930630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19940228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19940301

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST