DK348688A - Fremgangsmaade ved regulering af en clockgenerators fase i forhold til et datasignal - Google Patents

Fremgangsmaade ved regulering af en clockgenerators fase i forhold til et datasignal

Info

Publication number
DK348688A
DK348688A DK348688A DK348688A DK348688A DK 348688 A DK348688 A DK 348688A DK 348688 A DK348688 A DK 348688A DK 348688 A DK348688 A DK 348688A DK 348688 A DK348688 A DK 348688A
Authority
DK
Denmark
Prior art keywords
signal
phase
pct
clock generator
data signal
Prior art date
Application number
DK348688A
Other languages
English (en)
Other versions
DK163397C (da
DK348688D0 (da
DK163397B (da
Inventor
Rasmus Nordby
Original Assignee
Nordiske Kabel Traad
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nordiske Kabel Traad filed Critical Nordiske Kabel Traad
Publication of DK348688D0 publication Critical patent/DK348688D0/da
Priority to DK348688A priority Critical patent/DK163397C/da
Priority to PCT/DK1989/000157 priority patent/WO1989012936A1/en
Priority to AT89907690T priority patent/ATE100259T1/de
Priority to EP89907690A priority patent/EP0452317B1/en
Priority to US07/623,799 priority patent/US5161173A/en
Priority to AU38490/89A priority patent/AU3849089A/en
Priority to DE68912348T priority patent/DE68912348T2/de
Publication of DK348688A publication Critical patent/DK348688A/da
Priority to FI906355A priority patent/FI109853B/fi
Publication of DK163397B publication Critical patent/DK163397B/da
Application granted granted Critical
Publication of DK163397C publication Critical patent/DK163397C/da

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Dc Digital Transmission (AREA)
  • Control Of El Displays (AREA)
DK348688A 1988-06-24 1988-06-24 Fremgangsmaade ved regulering af en taktgenerators fase i forhold til et datasignal DK163397C (da)

Priority Applications (8)

Application Number Priority Date Filing Date Title
DK348688A DK163397C (da) 1988-06-24 1988-06-24 Fremgangsmaade ved regulering af en taktgenerators fase i forhold til et datasignal
US07/623,799 US5161173A (en) 1988-06-24 1989-06-23 Method of adjusting the phase of a clock generator with respect to a data signal
AT89907690T ATE100259T1 (de) 1988-06-24 1989-06-23 Verfahren zur phasenregelung eines taktgebers in bezug auf ein datensignal.
EP89907690A EP0452317B1 (en) 1988-06-24 1989-06-23 A method of adjusting the phase of a clock generator with respect to a data signal
PCT/DK1989/000157 WO1989012936A1 (en) 1988-06-24 1989-06-23 A method of adjusting the phase of a clock generator with respect to a data signal
AU38490/89A AU3849089A (en) 1988-06-24 1989-06-23 A method of adjusting the phase of a clock generator with respect to a data signal
DE68912348T DE68912348T2 (de) 1988-06-24 1989-06-23 Verfahren zur phasenregelung eines taktgebers in bezug auf ein datensignal.
FI906355A FI109853B (fi) 1988-06-24 1990-12-21 Menetelmä kellogeneraattorin vaiheen säätämiseksi datasignaalin suhteen

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DK348688 1988-06-24
DK348688A DK163397C (da) 1988-06-24 1988-06-24 Fremgangsmaade ved regulering af en taktgenerators fase i forhold til et datasignal

Publications (4)

Publication Number Publication Date
DK348688D0 DK348688D0 (da) 1988-06-24
DK348688A true DK348688A (da) 1989-12-25
DK163397B DK163397B (da) 1992-02-24
DK163397C DK163397C (da) 1992-07-13

Family

ID=8123449

Family Applications (1)

Application Number Title Priority Date Filing Date
DK348688A DK163397C (da) 1988-06-24 1988-06-24 Fremgangsmaade ved regulering af en taktgenerators fase i forhold til et datasignal

Country Status (8)

Country Link
US (1) US5161173A (da)
EP (1) EP0452317B1 (da)
AT (1) ATE100259T1 (da)
AU (1) AU3849089A (da)
DE (1) DE68912348T2 (da)
DK (1) DK163397C (da)
FI (1) FI109853B (da)
WO (1) WO1989012936A1 (da)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IL96808A (en) 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US5148113A (en) * 1990-11-29 1992-09-15 Northern Telecom Ltd. Clock phase alignment
US5230013A (en) * 1992-04-06 1993-07-20 Motorola, Inc. PLL-based precision phase shifting at CMOS levels
USRE38482E1 (en) 1992-05-28 2004-03-30 Rambus Inc. Delay stage circuitry for a ring oscillator
TW379293B (en) * 1994-04-01 2000-01-11 Ibm Apparatus and method for generating a clock in a microprocessor
US5557224A (en) * 1994-04-15 1996-09-17 International Business Machines Corporation Apparatus and method for generating a phase-controlled clock signal
US5712884A (en) * 1995-03-31 1998-01-27 Samsung Electronics Co., Ltd. Data receiving method and circuit of digital communication system
EP0758171A3 (en) * 1995-08-09 1997-11-26 Symbios Logic Inc. Data sampling and recovery
US5684805A (en) * 1995-11-30 1997-11-04 Brown; Anthony Kevin Dale Microwave multiphase detector
US5930311A (en) * 1996-10-10 1999-07-27 Alcatel Usa Sourcing, L.P. Circuitry for retiming a received data signal
US6535023B1 (en) * 2000-05-12 2003-03-18 Cypress Semiconductor Corp. Linearized digital phase-locked loop method
JP4416351B2 (ja) * 2001-04-18 2010-02-17 富士通株式会社 位相比較回路及び光受信装置
US7826581B1 (en) 2004-10-05 2010-11-02 Cypress Semiconductor Corporation Linearized digital phase-locked loop method for maintaining end of packet time linearity
JP2009231896A (ja) * 2008-03-19 2009-10-08 Fujitsu Ltd 受信装置および受信方法
WO2009153838A1 (ja) * 2008-06-20 2009-12-23 富士通株式会社 受信装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2213680C3 (de) * 1972-03-21 1974-08-15 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zum Nachstellen der Phasenlagen eines Referenzträgers und eines Schritt aktes
US4191976A (en) * 1978-09-26 1980-03-04 Data General Corporation Circuit indicating phase relationship
JPS5551100U (da) * 1978-10-02 1980-04-03
GB2061040B (en) * 1979-10-10 1983-08-10 Philips Electronic Associated Digital signal transmission system
JPS58182938A (ja) * 1982-04-21 1983-10-26 Toshiba Corp Pll形タイミング抽出回路
US4535459A (en) * 1983-05-26 1985-08-13 Rockwell International Corporation Signal detection apparatus
GB8414517D0 (en) * 1984-06-07 1984-07-11 British Telecomm Signal timing circuits
US4682121A (en) * 1985-02-04 1987-07-21 International Business Machines Corporation Phase discriminator and data standardizer
US4820994A (en) * 1986-10-20 1989-04-11 Siemens Aktiengesellschaft Phase regulating circuit
US4809306A (en) * 1986-11-17 1989-02-28 Amp Incorporated RF modem with improved clock recovery circuit
US4972443A (en) * 1987-11-24 1990-11-20 Siemens Aktiengesellschaft Method and arrangement for generating a correction signal for a digital clock recovery means

Also Published As

Publication number Publication date
DE68912348D1 (de) 1994-02-24
FI109853B (fi) 2002-10-15
ATE100259T1 (de) 1994-01-15
DK163397C (da) 1992-07-13
AU3849089A (en) 1990-01-12
DK348688D0 (da) 1988-06-24
EP0452317B1 (en) 1994-01-12
EP0452317A1 (en) 1991-10-23
WO1989012936A1 (en) 1989-12-28
FI906355A0 (fi) 1990-12-21
DK163397B (da) 1992-02-24
US5161173A (en) 1992-11-03
DE68912348T2 (de) 1994-06-30

Similar Documents

Publication Publication Date Title
DK163397C (da) Fremgangsmaade ved regulering af en taktgenerators fase i forhold til et datasignal
EP0376615A3 (en) Method of improving the fluidity of a liquid-crystal resin composition
GB2324681B (en) Radiotelephone and method for clock calibration for slotted paging mode in a cdma radiotelephone system
SE8804461L (sv) Krets foer bibehaallande av en klocksignal
EP0377208A3 (en) Apparatus for generating ions using low signal voltage and apparatus for ion recording using low signal voltage
DK0960109T3 (da) Fremgangsmåde til fremstilling af tolterodin
AU1139488A (en) Ligament prosthesis
MY132104A (en) System and method for searching for duplicate data
EA199700170A1 (ru) Способ получения некоторых азациклогексапетидов
FR2653278B1 (fr) Horloge synchronisee.
DK0709369T3 (da) Fremgangsmåde til fremstilling af 4'-brommethyl-2-cyanobiphenyl
DE59606057D1 (de) Verfahren zur herstellung von dihydroxypyrimidin-derivaten
ATE213782T1 (de) Verfahren zur biotransformation von colchicinoid- verbindungen in die entsprechenden 3- glycosylderivate
DK41690D0 (da) Fasereguleringskreds
DK192890D0 (da) 24r-scumnol, fremgangsmaade til fremstilling heraf samt anvendelse af samme
TW344171B (en) Method and apparatus for controlling a phase lock loop
EP0857994A3 (en) Method and apparatus for operating an optical modulator
DE69013425D1 (de) Pseudomonasmutant, yzh-Stamm und Verfahren zur Herstellung der 851yzh-Nährlösung mittels dieses Stammes.
JPS6443816A (en) System for modulating laser power for recording
JPS6439263A (en) Output voltage stabilization in booster circuit
DE69518252D1 (de) Verfahren zur herstellung von 5,6-dihydroxy-2-amino-1,2,3,4-tetrahydronaphthalin-derivaten
DK53587A (da) Fremgangsmaade til vedvarende parelleldrift af en synkrongenerator med i det mindste en dieselganerator hoerende til et hjaelpedieselaggregat
JPS6422119A (en) Identifying point clock phase control circuit
DK132995A (da) Fremgangsmåde til frembringelse af et udgangssignal, i afhængighed af et eksternt signal og et første referencesignal, samt digitalt faselåskredsløb med en spændingsstyret oscillator
JPS55163615A (en) Writing compensating circuit

Legal Events

Date Code Title Description
PUP Patent expired