DK171728B1 - Databehandlingsapparat - Google Patents
Databehandlingsapparat Download PDFInfo
- Publication number
- DK171728B1 DK171728B1 DK537987A DK537987A DK171728B1 DK 171728 B1 DK171728 B1 DK 171728B1 DK 537987 A DK537987 A DK 537987A DK 537987 A DK537987 A DK 537987A DK 171728 B1 DK171728 B1 DK 171728B1
- Authority
- DK
- Denmark
- Prior art keywords
- domain
- instruction
- access
- signal
- address
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45558—Hypervisor-specific management and integration aspects
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45558—Hypervisor-specific management and integration aspects
- G06F2009/45579—I/O management, e.g. providing access to device drivers or storage
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Measuring Pulse, Heart Rate, Blood Pressure Or Blood Flow (AREA)
- Monitoring And Testing Of Nuclear Reactors (AREA)
- Vehicle Body Suspensions (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US91849186 | 1986-10-14 | ||
US06/918,491 US4785392A (en) | 1986-10-14 | 1986-10-14 | Addressing multiple storage spaces |
Publications (3)
Publication Number | Publication Date |
---|---|
DK537987D0 DK537987D0 (da) | 1987-10-14 |
DK537987A DK537987A (da) | 1988-04-15 |
DK171728B1 true DK171728B1 (da) | 1997-04-14 |
Family
ID=25440469
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DK537987A DK171728B1 (da) | 1986-10-14 | 1987-10-14 | Databehandlingsapparat |
Country Status (10)
Country | Link |
---|---|
US (1) | US4785392A (fr) |
EP (1) | EP0264216B1 (fr) |
JP (1) | JP2730896B2 (fr) |
KR (1) | KR940009097B1 (fr) |
AU (1) | AU600040B2 (fr) |
CA (1) | CA1271262A (fr) |
DE (1) | DE3750806T2 (fr) |
DK (1) | DK171728B1 (fr) |
NO (1) | NO174943C (fr) |
NZ (1) | NZ221667A (fr) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5210832A (en) * | 1986-10-14 | 1993-05-11 | Amdahl Corporation | Multiple domain emulation system with separate domain facilities which tests for emulated instruction exceptions before completion of operand fetch cycle |
US5123101A (en) * | 1986-11-12 | 1992-06-16 | Xerox Corporation | Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss |
JPS6488844A (en) * | 1987-09-30 | 1989-04-03 | Takeshi Sakamura | Data processor |
US5008811A (en) * | 1988-02-10 | 1991-04-16 | International Business Machines Corp. | Control mechanism for zero-origin data spaces |
US5187793A (en) * | 1989-01-09 | 1993-02-16 | Intel Corporation | Processor with hierarchal memory and using meta-instructions for software control of loading, unloading and execution of machine instructions stored in the cache |
EP0510429A3 (en) * | 1991-04-24 | 1993-12-01 | Ibm | Millicode register management system |
US5226164A (en) * | 1991-04-24 | 1993-07-06 | International Business Machines Corporation | Millicode register management and pipeline reset |
FR2678401A1 (fr) * | 1991-06-28 | 1992-12-31 | Philips Electronique Lab | Dispositif de traitement de l'information plus particulierement adapte a un langage chaine, du type forth notamment. |
US5584042A (en) * | 1993-06-01 | 1996-12-10 | International Business Machines Corporation | Dynamic I/O data address relocation facility |
JPH06348584A (ja) * | 1993-06-01 | 1994-12-22 | Internatl Business Mach Corp <Ibm> | データ処理システム |
US5574887A (en) * | 1993-09-20 | 1996-11-12 | Apple Computer, Inc. | Apparatus and method for emulation routine pointer prefetch |
US5408622A (en) * | 1993-09-23 | 1995-04-18 | Apple Computer, Inc. | Apparatus and method for emulation routine control transfer via host jump instruction creation and insertion |
US5577231A (en) * | 1994-12-06 | 1996-11-19 | International Business Machines Corporation | Storage access authorization controls in a computer system using dynamic translation of large addresses |
US6093213A (en) * | 1995-10-06 | 2000-07-25 | Advanced Micro Devices, Inc. | Flexible implementation of a system management mode (SMM) in a processor |
US6385712B1 (en) * | 1999-10-25 | 2002-05-07 | Ati International Srl | Method and apparatus for segregation of virtual address space |
US7694302B1 (en) | 2001-04-05 | 2010-04-06 | Network Appliance, Inc. | Symmetric multiprocessor synchronization using migrating scheduling domains |
US7373640B1 (en) | 2003-07-31 | 2008-05-13 | Network Appliance, Inc. | Technique for dynamically restricting thread concurrency without rewriting thread code |
US8171480B2 (en) * | 2004-01-27 | 2012-05-01 | Network Appliance, Inc. | Method and apparatus for allocating shared resources to process domains according to current processor utilization in a shared resource processor |
US8347293B2 (en) * | 2005-10-20 | 2013-01-01 | Network Appliance, Inc. | Mutual exclusion domains to perform file system processes on stripes |
US8055886B2 (en) * | 2007-07-12 | 2011-11-08 | Texas Instruments Incorporated | Processor micro-architecture for compute, save or restore multiple registers and responsive to first instruction for repeated issue of second instruction |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5576447A (en) * | 1978-12-01 | 1980-06-09 | Fujitsu Ltd | Address control system for software simulation |
JPS5911944B2 (ja) * | 1979-08-25 | 1984-03-19 | 富士通株式会社 | 仮想計算機のシミュレ−ション方式 |
US4503501A (en) * | 1981-11-27 | 1985-03-05 | Storage Technology Corporation | Adaptive domain partitioning of cache memory space |
JPS6057438A (ja) * | 1983-09-08 | 1985-04-03 | Hitachi Ltd | 仮想計算機システム制御装置 |
AU571377B2 (en) * | 1985-11-13 | 1988-04-14 | Fujitsu Limited | Main storage access control system |
-
1986
- 1986-10-14 US US06/918,491 patent/US4785392A/en not_active Expired - Lifetime
-
1987
- 1987-09-03 NZ NZ221667A patent/NZ221667A/xx unknown
- 1987-10-01 NO NO874135A patent/NO174943C/no not_active IP Right Cessation
- 1987-10-05 DE DE3750806T patent/DE3750806T2/de not_active Expired - Fee Related
- 1987-10-05 EP EP87308809A patent/EP0264216B1/fr not_active Expired - Lifetime
- 1987-10-13 AU AU79713/87A patent/AU600040B2/en not_active Ceased
- 1987-10-13 KR KR1019870011353A patent/KR940009097B1/ko not_active IP Right Cessation
- 1987-10-13 CA CA000549122A patent/CA1271262A/fr not_active Expired - Lifetime
- 1987-10-14 JP JP62259415A patent/JP2730896B2/ja not_active Expired - Lifetime
- 1987-10-14 DK DK537987A patent/DK171728B1/da not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0264216A2 (fr) | 1988-04-20 |
KR880005517A (ko) | 1988-06-29 |
NO174943C (no) | 1994-08-03 |
NO174943B (no) | 1994-04-25 |
JPS63191233A (ja) | 1988-08-08 |
DK537987D0 (da) | 1987-10-14 |
EP0264216A3 (fr) | 1991-10-23 |
NZ221667A (en) | 1989-05-29 |
NO874135D0 (no) | 1987-10-01 |
JP2730896B2 (ja) | 1998-03-25 |
DK537987A (da) | 1988-04-15 |
EP0264216B1 (fr) | 1994-11-30 |
CA1271262A (fr) | 1990-07-03 |
NO874135L (no) | 1988-04-15 |
AU7971387A (en) | 1988-04-21 |
DE3750806T2 (de) | 1995-06-22 |
DE3750806D1 (de) | 1995-01-12 |
AU600040B2 (en) | 1990-08-02 |
KR940009097B1 (ko) | 1994-09-29 |
US4785392A (en) | 1988-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK171728B1 (da) | Databehandlingsapparat | |
US5210832A (en) | Multiple domain emulation system with separate domain facilities which tests for emulated instruction exceptions before completion of operand fetch cycle | |
US10768832B2 (en) | Managing storage protection faults | |
US6009261A (en) | Preprocessing of stored target routines for emulating incompatible instructions on a target processor | |
CA2024444C (fr) | Processus utilisant un adressage virtuel dans une instruction non privilegiee pour commander la duplication d'une page de donnees dans ou entre des supports multiples | |
US5517651A (en) | Method and apparatus for loading a segment register in a microprocessor capable of operating in multiple modes | |
US5317754A (en) | Method and apparatus for enabling an interpretive execution subset | |
EP4020168A1 (fr) | Appareil et procédé pour l'exécution, l'émulation, la surveillance et la prévention sécurisées de jeux d'instructions | |
KR910001447B1 (ko) | 가상계산기능 시스템용 주기억장치 억세스 제어시스템 | |
CN113448620A (zh) | 用于对代码进行分区操作的指令的装置、方法和系统 | |
EP0145960B1 (fr) | Système de commande sélective d'invalidation de processeurs virtuels | |
KR20170100448A (ko) | 데이터 스토리지 | |
KR20040101332A (ko) | 구획된 보안을 위한 입/출력 허가 비트맵 | |
CN111556996A (zh) | 控制存储器访问中的守卫标签检查 | |
Osisek et al. | ESA/390 interpretive-execution architecture, foundation for VM/ESA | |
US5280592A (en) | Domain interlock | |
EP0171475B1 (fr) | Système de traitement de données avec utilisation de processeur logique | |
US6108761A (en) | Method of and apparatus for saving time performing certain transfer instructions | |
CN111566628A (zh) | 控制存储器访问中的守护标签检查 | |
EP3408749B1 (fr) | Gestion de traduction d'adresses de mémoire | |
JPH07120318B2 (ja) | アクセス及び欠陥論理信号を用いて主メモリユニットを保護する装置及び方法 | |
CA1291271C (fr) | Emulation d'instructions a haute performance dans un grand systeme de traitement de donnees | |
US6795936B2 (en) | Bus bridge resource access controller | |
US6233675B1 (en) | Facility to allow fast execution of and, or, and test instructions | |
JPH06332803A (ja) | 仮想計算機システムにおけるtlb制御方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B1 | Patent granted (law 1993) | ||
PBP | Patent lapsed |