DE69816538D1 - Synchrone Verzögerungsschaltung - Google Patents

Synchrone Verzögerungsschaltung

Info

Publication number
DE69816538D1
DE69816538D1 DE69816538T DE69816538T DE69816538D1 DE 69816538 D1 DE69816538 D1 DE 69816538D1 DE 69816538 T DE69816538 T DE 69816538T DE 69816538 T DE69816538 T DE 69816538T DE 69816538 D1 DE69816538 D1 DE 69816538D1
Authority
DE
Germany
Prior art keywords
delay circuit
synchronous delay
synchronous
circuit
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69816538T
Other languages
English (en)
Other versions
DE69816538T2 (de
Inventor
Takanori Saeki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
NEC Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp filed Critical NEC Electronics Corp
Application granted granted Critical
Publication of DE69816538D1 publication Critical patent/DE69816538D1/de
Publication of DE69816538T2 publication Critical patent/DE69816538T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Dram (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
DE69816538T 1997-05-30 1998-05-28 Synchrone Verzögerungsschaltung Expired - Lifetime DE69816538T2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP15797497 1997-05-30
JP15797497 1997-05-30
JP10142234A JP3072726B2 (ja) 1997-05-30 1998-05-08 同期遅延回路
JP14223498 1998-05-08

Publications (2)

Publication Number Publication Date
DE69816538D1 true DE69816538D1 (de) 2003-08-28
DE69816538T2 DE69816538T2 (de) 2004-05-13

Family

ID=26474303

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69816538T Expired - Lifetime DE69816538T2 (de) 1997-05-30 1998-05-28 Synchrone Verzögerungsschaltung

Country Status (5)

Country Link
EP (1) EP0896432B1 (de)
JP (1) JP3072726B2 (de)
KR (1) KR100310880B1 (de)
DE (1) DE69816538T2 (de)
TW (1) TW379482B (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3386031B2 (ja) * 2000-03-06 2003-03-10 日本電気株式会社 同期遅延回路及び半導体集積回路装置
KR100399973B1 (ko) * 2001-06-30 2003-09-29 주식회사 하이닉스반도체 레지스터 제어 지연고정루프의 지연 모니터 및 그의 지연라인 제어 방법
JP6296932B2 (ja) * 2014-07-18 2018-03-20 株式会社東芝 遅延回路
US12041713B2 (en) * 2017-08-23 2024-07-16 Teradyne, Inc. Reducing timing skew in a circuit path

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69526419T2 (de) * 1994-12-20 2002-11-21 Nippon Electric Co Zeitverzögerungsschaltung
EP0829964B1 (de) * 1996-09-13 2005-04-27 NEC Electronics Corporation Synchrone Multiplex-Verzögerungsschaltung

Also Published As

Publication number Publication date
EP0896432A1 (de) 1999-02-10
EP0896432B1 (de) 2003-07-23
KR100310880B1 (ko) 2001-11-15
DE69816538T2 (de) 2004-05-13
KR19980087542A (ko) 1998-12-05
JPH1173238A (ja) 1999-03-16
TW379482B (en) 2000-01-11
JP3072726B2 (ja) 2000-08-07

Similar Documents

Publication Publication Date Title
DE69833595D1 (de) Synchrone Verzögerungsschaltung
DE69526419D1 (de) Zeitverzögerungsschaltung
DE69816023D1 (de) Schaltungsanordnung
DE69737748D1 (de) Laufzeitunterschiedverringerungsschaltung
DE69709621D1 (de) Oszillatorschaltung
DE69832828D1 (de) Ausgangsschaltung
DE69829769D1 (de) Zeitmessschaltung
NO994637L (no) Digital krets
DE69821175D1 (de) Schaltung mit variabler Verzögerung
DE69839322D1 (de) Schnittstellenschaltung
DE69816950D1 (de) Schaltungsanordnung
DE69733108D1 (de) Synchrone Multiplex-Verzögerungsschaltung
DE69735047D1 (de) Verzögerungsschaltung
DE69840993D1 (de) Synchrone Verzögerungsschaltung
DE69912101D1 (de) Schaltungsanordnung
DE69713480D1 (de) Schaltungsanordnung
DE69709604D1 (de) Schaltungsanordnung
DE69828146D1 (de) Schaltungsanordnung
DE59913873D1 (de) Fuselatch-Schaltung
DK1020031T3 (da) Integreret kredsløb
DE69831460D1 (de) Schaltungsentwurfprüfung
DE69709879D1 (de) Verzögerungskorrekturschaltung
DE69816538D1 (de) Synchrone Verzögerungsschaltung
ID21370A (id) Pemutus rangkaian
DE69832847D1 (de) Taktgebereinstellschaltung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
R082 Change of representative

Ref document number: 896432

Country of ref document: EP

Representative=s name: GLAWE DELFS MOLL - PARTNERSCHAFT VON PATENT- U, DE

R081 Change of applicant/patentee

Ref document number: 896432

Country of ref document: EP

Owner name: RENESAS ELECTRONICS CORPORATION, JP

Free format text: FORMER OWNER: NEC ELECTRONICS CORP., KAWASAKI, JP

Effective date: 20120828

R082 Change of representative

Ref document number: 896432

Country of ref document: EP

Representative=s name: GLAWE DELFS MOLL - PARTNERSCHAFT VON PATENT- U, DE

Effective date: 20120828