DE69808700T2 - Cachespeichervorrichtung - Google Patents
CachespeichervorrichtungInfo
- Publication number
- DE69808700T2 DE69808700T2 DE69808700T DE69808700T DE69808700T2 DE 69808700 T2 DE69808700 T2 DE 69808700T2 DE 69808700 T DE69808700 T DE 69808700T DE 69808700 T DE69808700 T DE 69808700T DE 69808700 T2 DE69808700 T2 DE 69808700T2
- Authority
- DE
- Germany
- Prior art keywords
- memory device
- cache memory
- cache
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0855—Overlapped cache accessing, e.g. pipeline
- G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3824—Operand accessing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15857797A JP3481425B2 (ja) | 1997-06-16 | 1997-06-16 | キャッシュ装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69808700D1 DE69808700D1 (de) | 2002-11-21 |
DE69808700T2 true DE69808700T2 (de) | 2003-06-12 |
Family
ID=15674737
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69808700T Expired - Fee Related DE69808700T2 (de) | 1997-06-16 | 1998-06-16 | Cachespeichervorrichtung |
Country Status (5)
Country | Link |
---|---|
US (1) | US6154814A (de) |
EP (1) | EP0884683B1 (de) |
JP (1) | JP3481425B2 (de) |
CA (1) | CA2240634C (de) |
DE (1) | DE69808700T2 (de) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6014759A (en) * | 1997-06-13 | 2000-01-11 | Micron Technology, Inc. | Method and apparatus for transferring test data from a memory array |
US6044429A (en) | 1997-07-10 | 2000-03-28 | Micron Technology, Inc. | Method and apparatus for collision-free data transfers in a memory device with selectable data or address paths |
US6757817B1 (en) * | 2000-05-19 | 2004-06-29 | Intel Corporation | Apparatus having a cache and a loop buffer |
US6933945B2 (en) * | 2003-03-31 | 2005-08-23 | Sun Microsystems, Inc. | Design for a non-blocking cache for texture mapping |
US7174426B2 (en) * | 2003-07-24 | 2007-02-06 | International Business Machines Corporation | Interleave pre-checking in front of shared caches with pipelined access |
US7167952B2 (en) * | 2003-09-17 | 2007-01-23 | International Business Machines Corporation | Method and system for performing a memory-mode write to cache |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62102344A (ja) * | 1985-10-29 | 1987-05-12 | Fujitsu Ltd | バツフア・メモリ制御方式 |
JPS6459441A (en) * | 1987-08-24 | 1989-03-07 | Ibm | Cash system |
JPH0415844A (ja) * | 1990-05-09 | 1992-01-21 | Nec Ibaraki Ltd | キャッシュメモリ制御回路 |
JPH0447350A (ja) * | 1990-06-12 | 1992-02-17 | Nec Ibaraki Ltd | 主記憶読み出し応答制御方式 |
US5454093A (en) * | 1991-02-25 | 1995-09-26 | International Business Machines Corporation | Buffer bypass for quick data access |
JPH04293136A (ja) * | 1991-03-20 | 1992-10-16 | Nec Ibaraki Ltd | キャッシュ制御方式 |
JPH0769863A (ja) * | 1993-08-27 | 1995-03-14 | Dainippon Jochugiku Co Ltd | 液体白濁入浴剤 |
JPH08221328A (ja) * | 1995-02-10 | 1996-08-30 | Hitachi Ltd | キャッシュメモリ装置 |
JPH08272608A (ja) * | 1995-03-31 | 1996-10-18 | Hitachi Ltd | パイプライン処理装置 |
-
1997
- 1997-06-16 JP JP15857797A patent/JP3481425B2/ja not_active Expired - Fee Related
-
1998
- 1998-06-15 CA CA002240634A patent/CA2240634C/en not_active Expired - Fee Related
- 1998-06-16 DE DE69808700T patent/DE69808700T2/de not_active Expired - Fee Related
- 1998-06-16 US US09/097,593 patent/US6154814A/en not_active Expired - Lifetime
- 1998-06-16 EP EP98250210A patent/EP0884683B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0884683B1 (de) | 2002-10-16 |
EP0884683A3 (de) | 1999-07-21 |
EP0884683A2 (de) | 1998-12-16 |
JPH117410A (ja) | 1999-01-12 |
CA2240634C (en) | 2002-08-13 |
CA2240634A1 (en) | 1998-12-16 |
US6154814A (en) | 2000-11-28 |
JP3481425B2 (ja) | 2003-12-22 |
DE69808700D1 (de) | 2002-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69826539D1 (de) | Cachespeichersystem | |
DE69803860T2 (de) | Direktspeicherzugriffseinheit | |
DE69514165T2 (de) | Mehrstufige Cache-Speicheranordnung | |
DE69815600D1 (de) | Ferroelektrische Speicheranordnung | |
DE69739744D1 (de) | Cachespeichereffizienter Objektlader | |
DE69826082D1 (de) | Immunochromatographie-unterstützer Behelf | |
DE69830252T2 (de) | Objektdurchgangsvorrichtung | |
DE69810184T2 (de) | Drosselvorrichtung | |
DE69835046D1 (de) | Video-Überwachungsvorrichtung | |
DE69934760D1 (de) | Speicherschnittstellengerät | |
DE69817955D1 (de) | Assoziativspeicher | |
DE59811308D1 (de) | Pufferspeicheranordnung | |
DE69829092D1 (de) | Festwertspeicher | |
NO992660D0 (no) | Tilbakeholdelsesanordning | |
TR199801550A3 (tr) | Es-zamanlama aygiti | |
DE69820886D1 (de) | Entdrahtungsvorrichtung | |
DE59806049D1 (de) | Greifvorrichtung | |
DE59807587D1 (de) | Speichervorrichtung | |
DE59801600D1 (de) | Bevorratungsvorrichtung | |
PT1036014E (pt) | Dispositivo espacador | |
DE69808700D1 (de) | Cachespeichervorrichtung | |
NO993490D0 (no) | Spastisitetsmotvirkende anordning | |
DE29703356U1 (de) | Auftragsvorrichtung | |
DE69803593T2 (de) | Gerät | |
DE29718103U1 (de) | Hub-Kipp-Vorrichtung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |