DE69731911D1 - Verbesserungen in Bezug auf Datenverarbeitung - Google Patents

Verbesserungen in Bezug auf Datenverarbeitung

Info

Publication number
DE69731911D1
DE69731911D1 DE69731911T DE69731911T DE69731911D1 DE 69731911 D1 DE69731911 D1 DE 69731911D1 DE 69731911 T DE69731911 T DE 69731911T DE 69731911 T DE69731911 T DE 69731911T DE 69731911 D1 DE69731911 D1 DE 69731911D1
Authority
DE
Germany
Prior art keywords
terms
data processing
data
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69731911T
Other languages
English (en)
Other versions
DE69731911T2 (de
Inventor
Richard G Yamasaki
Tomoaki Ohtsu
Kiyoshi Fukahori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of DE69731911D1 publication Critical patent/DE69731911D1/de
Publication of DE69731911T2 publication Critical patent/DE69731911T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10046—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
    • G11B20/10194—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter using predistortion during writing

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Digital Magnetic Recording (AREA)
  • Dc Digital Transmission (AREA)
DE69731911T 1996-05-20 1997-05-19 Verbesserungen in Bezug auf Datenverarbeitung Expired - Lifetime DE69731911T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US650850 1996-05-20
US08/650,850 US6563655B1 (en) 1996-05-20 1996-05-20 Method and apparatus for failsafing and extending range for write precompensation

Publications (2)

Publication Number Publication Date
DE69731911D1 true DE69731911D1 (de) 2005-01-20
DE69731911T2 DE69731911T2 (de) 2005-12-22

Family

ID=24610575

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69731911T Expired - Lifetime DE69731911T2 (de) 1996-05-20 1997-05-19 Verbesserungen in Bezug auf Datenverarbeitung

Country Status (6)

Country Link
US (2) US6563655B1 (de)
EP (1) EP0809246B1 (de)
JP (1) JPH1069605A (de)
DE (1) DE69731911T2 (de)
SG (1) SG74586A1 (de)
TW (1) TW352432B (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6404572B1 (en) * 1999-05-05 2002-06-11 Texas Instruments Incorporated Circuit and method for generating a write precompensation signal
JPWO2003005348A1 (ja) * 2001-07-06 2004-10-28 富士通株式会社 ライトプリコンペンセーション量設定方法及び装置
US7185118B2 (en) * 2004-01-21 2007-02-27 International Business Machines Corporation Reliable use of desktop class disk drives in enterprise storage applications
EP2198427A4 (de) 2007-12-21 2013-11-06 Lsi Corp Systeme und verfahren zur adaptiven entzerrung in aufzeichnungskanälen
US7924523B2 (en) * 2007-12-21 2011-04-12 Lsi Corporation Frequency domain approach for efficient computation of fixed-point equalization targets
US7859780B2 (en) * 2008-08-27 2010-12-28 Agere Systems Inc. Systems and methods for on-the-fly write pre-compensation estimation
US7924518B2 (en) * 2008-08-27 2011-04-12 Lsi Corporation Systems and methods for adaptive write pre-compensation
US9281908B2 (en) * 2008-10-08 2016-03-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for memory efficient signal and noise estimation
US7965467B2 (en) * 2008-12-18 2011-06-21 Lsi Corporation Systems and methods for generating equalization data
US8154815B2 (en) * 2008-12-18 2012-04-10 Lsi Corporation Systems and methods for generating equalization data using shift register architecture
US7948702B2 (en) * 2008-12-18 2011-05-24 Lsi Corporation Systems and methods for controlling data equalization
US7929240B2 (en) * 2008-12-18 2011-04-19 Lsi Corporation Systems and methods for adaptive MRA compensation
US7974030B2 (en) 2008-12-23 2011-07-05 Lsi Corporation Systems and methods for dibit correction
US7948699B2 (en) * 2009-01-02 2011-05-24 Lsi Corporation Systems and methods for equalizer optimization in a storage access retry
US7957251B2 (en) 2009-02-16 2011-06-07 Agere Systems Inc. Systems and methods for reduced latency loop recovery
US7969337B2 (en) * 2009-07-27 2011-06-28 Lsi Corporation Systems and methods for two tier sampling correction in a data processing circuit
US8139305B2 (en) * 2009-09-14 2012-03-20 Lsi Corporation Systems and methods for timing and gain acquisition
US8854752B2 (en) 2011-05-03 2014-10-07 Lsi Corporation Systems and methods for track width determination
US8762440B2 (en) 2011-07-11 2014-06-24 Lsi Corporation Systems and methods for area efficient noise predictive filter calibration
US9112538B2 (en) 2013-03-13 2015-08-18 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for loop feedback
US8848776B1 (en) 2013-03-25 2014-09-30 Lsi Corporation Systems and methods for multi-dimensional signal equalization
US8929010B1 (en) 2013-08-21 2015-01-06 Lsi Corporation Systems and methods for loop pulse estimation

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4239992A (en) * 1978-09-14 1980-12-16 Telex Computer Products, Inc. Frequency tracking adjustable duty cycle ratio pulse generator
JPS58208911A (ja) * 1982-05-27 1983-12-05 Matsushita Electric Ind Co Ltd 磁気記録再生装置
JPS5987610A (ja) * 1982-11-10 1984-05-21 Fujitsu Ltd 書込デ−タのプリシフト回路
DE3329269A1 (de) * 1983-08-12 1985-02-28 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zum erzeugen von rechtecksignalen
DE3329808A1 (de) * 1983-08-18 1985-02-28 Robert Bosch Gmbh, 7000 Stuttgart Schaltungsanordnung zur erzeugung einer impulsreihe mit konstantem tastverhaeltnis bei wechselnder impulsfolge-frequenz
JPS6063704A (ja) * 1983-09-19 1985-04-12 Hitachi Ltd 磁気記録装置
WO1989002643A1 (en) * 1987-09-21 1989-03-23 Unisys Corporation Write precompensation techniques for magnetic recording
US5047876A (en) * 1989-03-03 1991-09-10 Seagate Technology Inc. Adaptive prewrite compensation apparatus
US5241429A (en) * 1989-03-03 1993-08-31 Seagate Technology, Inc. Adaptive prewrite compensation apparatus and method
EP0390724B1 (de) * 1989-03-31 1995-10-04 Fujitsu Limited Aufzeichnungs- und Wiedergabeschaltung für Daten
JPH05234273A (ja) * 1990-11-30 1993-09-10 Hitachi Ltd 信号波形の評価装置および磁気ディスク装置
US5301171A (en) * 1993-06-01 1994-04-05 Honeywell Inc. Cross-monitored pair of clocks for processor fail-safe operation
US5594377A (en) * 1994-01-27 1997-01-14 Texas Instruments Incorporated Delay circuit for a write data precompensator system
JP3379209B2 (ja) * 1994-03-16 2003-02-24 安藤電気株式会社 クロックデューティ比自動調整回路
US5517146A (en) * 1994-04-18 1996-05-14 Silicon Systems, Inc. Write precompensation circuit for compensating nonlinear magnetic effects in a recording channel
US5548833A (en) * 1994-06-03 1996-08-20 Transwitch Corporation Data independent automatic gain control circuit for telecommunication applications
US5493454A (en) * 1994-10-04 1996-02-20 Quantum Corporation Write precompensation optimization in a PRML channel using a selected PRML signal level

Also Published As

Publication number Publication date
EP0809246B1 (de) 2004-12-15
EP0809246A3 (de) 1999-07-28
SG74586A1 (en) 2000-08-22
US6043944A (en) 2000-03-28
EP0809246A2 (de) 1997-11-26
US6563655B1 (en) 2003-05-13
DE69731911T2 (de) 2005-12-22
JPH1069605A (ja) 1998-03-10
TW352432B (en) 1999-02-11

Similar Documents

Publication Publication Date Title
DE69731911D1 (de) Verbesserungen in Bezug auf Datenverarbeitung
DE69728811D1 (de) Datenprozessor
FI940093A0 (fi) Foerfarande foer oeverfoering av data och datagraenssnittenhet
KR960000278U (ko) 독서대
DE69736872D1 (de) Datenverarbeitungssystem
DE69815946D1 (de) Informationsverarbeitungsvorrichtung
DE69719135T2 (de) Informationsverarbeitungsgerät
DE69831906T2 (de) Datenverarbeitungssystem und -verfahren
DE69705961T2 (de) Asynchrone datenverarbeitungsvorrichtung
NO994540D0 (no) Databehandlingssystem
DE69724374D1 (de) Informationsverarbeitungsgerät
NO963461D0 (no) Signalmottakende og signalbehandlende enhet
DE69727535D1 (de) Zeicheninformationsprozessor
DE69608630T2 (de) Kartenkantenverbinder und Anschluß dafür
DE69718281D1 (de) Zeicheninformationsprozessor
DE69331022D1 (de) Datenverarbeitungseinheit
DE69523869D1 (de) Zeicheninformationsprozessor
FI963748A0 (fi) Signaalia vastaanottava ja signaalia käsittelevä yksikkö
DE69728611D1 (de) Informationsverarbeitungssystem
DE69715964D1 (de) Datenverarbeitungsanordnung
DE69535478D1 (de) Informationsverarbeitungssystem
DE69710562D1 (de) PC-Karte
FI960498A0 (fi) Dataoeverfoeringsfoerfarande och saendarmottagaranordning
DE69728237D1 (de) Datenverarbeitungsvorrichtung
KR980000457U (ko) 독서대

Legal Events

Date Code Title Description
8364 No opposition during term of opposition