DE69705156D1 - Parallelprogrammierung von im System programmierbaren Vorrichtungen unter Verwendung eines automatischen Testers - Google Patents
Parallelprogrammierung von im System programmierbaren Vorrichtungen unter Verwendung eines automatischen TestersInfo
- Publication number
- DE69705156D1 DE69705156D1 DE69705156T DE69705156T DE69705156D1 DE 69705156 D1 DE69705156 D1 DE 69705156D1 DE 69705156 T DE69705156 T DE 69705156T DE 69705156 T DE69705156 T DE 69705156T DE 69705156 D1 DE69705156 D1 DE 69705156D1
- Authority
- DE
- Germany
- Prior art keywords
- parallel programming
- automatic tester
- devices programmable
- programmable
- devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Tests Of Electronic Circuits (AREA)
- Stored Programmes (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/632,811 US5751163A (en) | 1996-04-16 | 1996-04-16 | Parallel programming of in-system (ISP) programmable devices using an automatic tester |
Publications (1)
Publication Number | Publication Date |
---|---|
DE69705156D1 true DE69705156D1 (de) | 2001-07-19 |
Family
ID=24537038
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69705156T Expired - Lifetime DE69705156D1 (de) | 1996-04-16 | 1997-03-27 | Parallelprogrammierung von im System programmierbaren Vorrichtungen unter Verwendung eines automatischen Testers |
Country Status (4)
Country | Link |
---|---|
US (1) | US5751163A (de) |
EP (1) | EP0802494B1 (de) |
JP (1) | JPH1097511A (de) |
DE (1) | DE69705156D1 (de) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6389321B2 (en) | 1997-11-04 | 2002-05-14 | Lattice Semiconductor Corporation | Simultaneous wired and wireless remote in-system programming of multiple remote systems |
US6023570A (en) * | 1998-02-13 | 2000-02-08 | Lattice Semiconductor Corp. | Sequential and simultaneous manufacturing programming of multiple in-system programmable systems through a data network |
US6915249B1 (en) | 1998-05-14 | 2005-07-05 | Fujitsu Limited | Noise checking method and apparatus |
JP3655106B2 (ja) * | 1998-05-14 | 2005-06-02 | 富士通株式会社 | ノイズチェック装置 |
US6546297B1 (en) * | 1998-11-03 | 2003-04-08 | Robertshaw Controls Company | Distributed life cycle development tool for controls |
US6618686B2 (en) * | 1999-05-14 | 2003-09-09 | Xilinx, Inc. | System and method for testing a circuit implemented on a programmable logic device |
US6430718B1 (en) | 1999-08-30 | 2002-08-06 | Cypress Semiconductor Corp. | Architecture, circuitry and method for testing one or more integrated circuits and/or receiving test information therefrom |
US6459297B1 (en) * | 1999-09-20 | 2002-10-01 | Ag Communication Systems Corporation | System for programming field programmable devices |
US6622245B1 (en) * | 2000-03-30 | 2003-09-16 | Intel Corporation | Firmware field programming interface and module for programming non-volatile memory on a circuit board while isolating the processor from power using expansion bus controller |
US6538468B1 (en) | 2000-07-31 | 2003-03-25 | Cypress Semiconductor Corporation | Method and apparatus for multiple boot-up functionalities for a programmable logic device (PLD) |
US6681359B1 (en) | 2000-08-07 | 2004-01-20 | Cypress Semiconductor Corp. | Semiconductor memory self-test controllable at board level using standard interface |
US6630838B1 (en) * | 2001-01-23 | 2003-10-07 | Xilinx, Inc. | Method for implementing dynamic burn-in testing using static test signals |
GB0122479D0 (en) * | 2001-09-18 | 2001-11-07 | Anadigm Ltd | Method and apparatus for loading data into a plurality of programmable devices |
GB0122477D0 (en) * | 2001-09-18 | 2001-11-07 | Anadigm Ltd | Methods and apparatus for reconfiguring programmable devices |
DE60316068T8 (de) * | 2002-05-13 | 2009-02-26 | SICRONIC REMOTE KG, LLC, Wilmington | Prüfverfahren und -gerät für Konfigurationsspeicherzellen in programmierbaren logischen Bauelementen (PLDS) |
US7269771B1 (en) | 2003-09-30 | 2007-09-11 | Lattice Semiconductor Corporation | Semiconductor device adapted for forming multiple scan chains |
US20060212838A1 (en) | 2005-02-09 | 2006-09-21 | Checksum, Llc | System and apparatus for in-system programming |
US8384427B1 (en) | 2010-04-01 | 2013-02-26 | Lattice Semiconductor Corporation | Configuring multiple programmable logic devices with serial peripheral interfaces |
CN103364711B (zh) * | 2013-07-31 | 2015-12-09 | 哈尔滨工业大学 | 温度约束下基于软核的三维SoC测试调度方法 |
CN104515947A (zh) * | 2014-12-12 | 2015-04-15 | 中国电子科技集团公司第五十八研究所 | 可编程逻辑器件在系统编程的快速配置与测试方法 |
CN106324482A (zh) * | 2016-08-26 | 2017-01-11 | 天津市英贝特航天科技有限公司 | 一种基于lbe总线主板的自动化测试实现方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5528600A (en) * | 1991-01-28 | 1996-06-18 | Actel Corporation | Testability circuits for logic arrays |
US5237219A (en) * | 1992-05-08 | 1993-08-17 | Altera Corporation | Methods and apparatus for programming cellular programmable logic integrated circuits |
US5329179A (en) * | 1992-10-05 | 1994-07-12 | Lattice Semiconductor Corporation | Arrangement for parallel programming of in-system programmable IC logical devices |
US5457408A (en) * | 1994-11-23 | 1995-10-10 | At&T Corp. | Method and apparatus for verifying whether a bitstream received by a field programmable gate array (FPGA) is intended for that FPGA |
US5493239A (en) * | 1995-01-31 | 1996-02-20 | Motorola, Inc. | Circuit and method of configuring a field programmable gate array |
US5543730A (en) * | 1995-05-17 | 1996-08-06 | Altera Corporation | Techniques for programming programmable logic array devices |
-
1996
- 1996-04-16 US US08/632,811 patent/US5751163A/en not_active Expired - Lifetime
-
1997
- 1997-03-27 EP EP97302166A patent/EP0802494B1/de not_active Expired - Lifetime
- 1997-03-27 DE DE69705156T patent/DE69705156D1/de not_active Expired - Lifetime
- 1997-04-16 JP JP9098838A patent/JPH1097511A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0802494B1 (de) | 2001-06-13 |
JPH1097511A (ja) | 1998-04-14 |
EP0802494A2 (de) | 1997-10-22 |
US5751163A (en) | 1998-05-12 |
EP0802494A3 (de) | 1999-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69705156D1 (de) | Parallelprogrammierung von im System programmierbaren Vorrichtungen unter Verwendung eines automatischen Testers | |
ATE338951T1 (de) | Vorrichtung zur automatischen durchführung von laboratoriumprüfungen | |
DE69623334D1 (de) | Verfahren zur prüfung des ein-/ausschaltverhaltens unter anwendung von jtag | |
DE69721076T2 (de) | Verfahren und vorrichtung zur korrektur von mehrpegel-speicherzellenanordungen unter verwendung von verschachtelung | |
DE69532391D1 (de) | Sterilisationstestsystem unter Verwendung parametrischer Messungen | |
DE19781229T1 (de) | Elektrochemische Testvorrichtung und diesbezügliche Verfahren | |
DE69110437D1 (de) | Vorrichtung zur zerstörungsfreien Prüfung von länglichen Elementen mit annähernd konstantem Querschnitt. | |
DE59611033D1 (de) | Vorrichtung zur Prüfung von ferromagnetischen Materialien | |
DE69734379D1 (de) | Vorrichtung zur Prüfung von integrierten Schaltungen | |
DE69723559D1 (de) | Verfahren und vorrichtung zur detektion von kommunikationssignalen mit ungleichem fehlerschutz | |
DE69427900T2 (de) | Verfahren, testartikel und vorrichtung zur ausführung von tests | |
DE69506387D1 (de) | Bindungstest unter verwendung von agenzien mit schwanzgruppen | |
DE69510572T2 (de) | Verfahren und Vorrichtung zur Run-Time-Fehlerprüfung unter Verwendung dynamischer Programmmodifikation | |
DE3776302D1 (de) | Verfahren zur feststellung von gasen unter anwendung von chemisorption und physisorption. | |
DE68917399D1 (de) | Testvorrichtung und Verfahren zur Protein-Untersuchung. | |
DE59410364D1 (de) | Verfahren zur prüfung von elektronischen steuergeräten | |
DE69830255D1 (de) | Testeinheit zur Prüfung von Steckverbindern | |
DE69720851D1 (de) | Verfahren zur Verbindung von Substraten, nach diesem Verfahren hergestellte Detektorzelle und optisches Messgerät mit dieser Detektorzelle | |
DE69429230T2 (de) | Vorrichtung und verfahren zur automatischen prüfung von proben | |
DE68919256D1 (de) | Verfahren und Vorrichtung zur Ermittlung von Zelleigenschaften. | |
DE69019436D1 (de) | Adapter für integrierte Schaltkreiselemente und Verfahren unter Verwendung des Adapters zur Prüfung von zusammengebauten Elementen. | |
DE69333571D1 (de) | Gerät zur automatischen prüfung von komplexen vorrichtungen | |
DE69837575D1 (de) | Vorrichtung und Verfahren zur Inkubation von Teststreifen | |
DE3764295D1 (de) | Verfahren und vorrichtung zur pruefung von faeden. | |
DE59208161D1 (de) | Verfahren und Vorrichtung zur Prüfung von Steuergeräten |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de |