DE69637537D1 - Halbleiteranordnung mit verbessertem Verbindungsmuster und Herstellungsverfahren dafür - Google Patents

Halbleiteranordnung mit verbessertem Verbindungsmuster und Herstellungsverfahren dafür

Info

Publication number
DE69637537D1
DE69637537D1 DE69637537T DE69637537T DE69637537D1 DE 69637537 D1 DE69637537 D1 DE 69637537D1 DE 69637537 T DE69637537 T DE 69637537T DE 69637537 T DE69637537 T DE 69637537T DE 69637537 D1 DE69637537 D1 DE 69637537D1
Authority
DE
Germany
Prior art keywords
manufacturing
semiconductor device
method therefor
connection pattern
improved connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69637537T
Other languages
English (en)
Inventor
Simon S Chan
Richard J Huang
Robin W Cheung
Lu You
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE69637537D1 publication Critical patent/DE69637537D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142Sealing arrangements between parts, e.g. adhesion promotors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222Capacitive arrangements or effects of, or between wiring layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
DE69637537T 1995-09-20 1996-09-18 Halbleiteranordnung mit verbessertem Verbindungsmuster und Herstellungsverfahren dafür Expired - Lifetime DE69637537D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/530,658 US5760480A (en) 1995-09-20 1995-09-20 Low RC interconnection

Publications (1)

Publication Number Publication Date
DE69637537D1 true DE69637537D1 (de) 2008-07-03

Family

ID=24114466

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69631963T Expired - Lifetime DE69631963T2 (de) 1995-09-20 1996-09-18 Verbindung mit niedrigem rc-wert
DE69637537T Expired - Lifetime DE69637537D1 (de) 1995-09-20 1996-09-18 Halbleiteranordnung mit verbessertem Verbindungsmuster und Herstellungsverfahren dafür

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE69631963T Expired - Lifetime DE69631963T2 (de) 1995-09-20 1996-09-18 Verbindung mit niedrigem rc-wert

Country Status (5)

Country Link
US (2) US5760480A (de)
EP (2) EP0852067B1 (de)
JP (1) JP4178272B2 (de)
DE (2) DE69631963T2 (de)
WO (1) WO1997011490A1 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6294455B1 (en) 1997-08-20 2001-09-25 Micron Technology, Inc. Conductive lines, coaxial lines, integrated circuitry, and methods of forming conductive lines, coaxial lines, and integrated circuitry
US6136682A (en) * 1997-10-20 2000-10-24 Motorola Inc. Method for forming a conductive structure having a composite or amorphous barrier layer
US6870263B1 (en) * 1998-03-31 2005-03-22 Infineon Technologies Ag Device interconnection
US6265780B1 (en) * 1998-12-01 2001-07-24 United Microelectronics Corp. Dual damascene structure for the wiring-line structures of multi-level interconnects in integrated circuit
US6165898A (en) * 1998-10-23 2000-12-26 Taiwan Semiconductor Manufacturing Company Dual damascene patterned conductor layer formation method without etch stop layer
US6153514A (en) * 1999-01-04 2000-11-28 Advanced Micro Devices, Inc. Self-aligned dual damascene arrangement for metal interconnection with low k dielectric constant materials and nitride middle etch stop layer
US6291887B1 (en) 1999-01-04 2001-09-18 Advanced Micro Devices, Inc. Dual damascene arrangements for metal interconnection with low k dielectric constant materials and nitride middle etch stop layer
US6255735B1 (en) 1999-01-05 2001-07-03 Advanced Micro Devices, Inc. Dual damascene arrangement for metal interconnection with low k dielectric constant materials in dielectric layers
US6380091B1 (en) 1999-01-27 2002-04-30 Advanced Micro Devices, Inc. Dual damascene arrangement for metal interconnection with oxide dielectric layer and low K dielectric constant layer
US6207577B1 (en) 1999-01-27 2001-03-27 Advanced Micro Devices, Inc. Self-aligned dual damascene arrangement for metal interconnection with oxide dielectric layer and low k dielectric constant layer
US6369452B1 (en) * 1999-07-27 2002-04-09 International Business Machines Corporation Cap attach surface modification for improved adhesion
US6414377B1 (en) * 1999-08-10 2002-07-02 International Business Machines Corporation Low k dielectric materials with inherent copper ion migration barrier
US6265319B1 (en) 1999-09-01 2001-07-24 Taiwan Semiconductor Manufacturing Company Dual damascene method employing spin-on polymer (SOP) etch stop layer
DE19949738A1 (de) * 1999-10-15 2001-05-23 Karlsruhe Forschzent Verfahren zur Herstellung von Oberflächenwellensensoren und Oberflächenwellensensor
US6596623B1 (en) 2000-03-17 2003-07-22 Advanced Micro Devices, Inc. Use of organic spin on materials as a stop-layer for local interconnect, contact and via layers
DE10059935A1 (de) 2000-11-28 2002-06-06 Infineon Technologies Ag Dicht gepackte Halbleiterstruktur und Verfahren zum Herstellen einer solchen
US6445070B1 (en) * 2000-12-18 2002-09-03 Advanced Micro Devices, Inc. Coherent carbide diffusion barrier for integrated circuit interconnects
US6455443B1 (en) * 2001-02-21 2002-09-24 International Business Machines Corporation Method of fabricating low-dielectric constant interlevel dielectric films for BEOL interconnects with enhanced adhesion and low-defect density
US6724069B2 (en) * 2001-04-05 2004-04-20 International Business Machines Corporation Spin-on cap layer, and semiconductor device containing same
US6974762B2 (en) * 2002-08-01 2005-12-13 Intel Corporation Adhesion of carbon doped oxides by silanization
US7005390B2 (en) * 2002-10-09 2006-02-28 Intel Corporation Replenishment of surface carbon and surface passivation of low-k porous silicon-based dielectric materials
US6858527B2 (en) * 2003-04-14 2005-02-22 Intel Corporation Method to increase electromigration resistance of copper using self-assembled organic thiolate monolayers
US6737313B1 (en) 2003-04-16 2004-05-18 Micron Technology, Inc. Surface treatment of an oxide layer to enhance adhesion of a ruthenium metal layer
DE102004026092A1 (de) * 2004-05-25 2005-12-22 Infineon Technologies Ag Verfahren zur Herstellung einer mit einem Moldcompound versehenen Chip-Anordnung
US10199266B2 (en) 2016-12-26 2019-02-05 Intel Corporation Integrated circuit interconnect structure having metal oxide adhesive layer

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4720424A (en) * 1984-06-18 1988-01-19 Hoebbst Celanese Corporation Electronic component encapsulated with a composition comprising a polymer which is capable of forming an anisotropic melt phase and substantially incapable of further chain growth upon heating
DE3630497A1 (de) * 1986-09-08 1988-03-10 Behringwerke Ag Cis-platin-komplexe, verfahren zu ihrer herstellung und diese verbindungen enthaltende pharmazeutische mittel
US5079600A (en) * 1987-03-06 1992-01-07 Schnur Joel M High resolution patterning on solid substrates
US5091251A (en) * 1989-05-29 1992-02-25 Tomoegawa Paper Co., Ltd. Adhesive tapes and semiconductor devices
US5115090A (en) * 1990-03-30 1992-05-19 Sachdev Krishna G Viscosity stable, essentially gel-free polyamic acid compositions
US5114757A (en) * 1990-10-26 1992-05-19 Linde Harold G Enhancement of polyimide adhesion on reactive metals
US5114754A (en) * 1991-01-14 1992-05-19 International Business Machines Corporation Passivation of metal in metal/polyimide structures
US5194928A (en) * 1991-01-14 1993-03-16 International Business Machines Corporation Passivation of metal in metal/polyimide structure
US5196103A (en) * 1991-07-12 1993-03-23 The Dow Chemical Company Method of making an electrical interconnection device
US5153986A (en) * 1991-07-17 1992-10-13 International Business Machines Method for fabricating metal core layers for a multi-layer circuit board
US5397741A (en) * 1993-03-29 1995-03-14 International Business Machines Corporation Process for metallized vias in polyimide

Also Published As

Publication number Publication date
US5861677A (en) 1999-01-19
DE69631963T2 (de) 2005-04-07
WO1997011490A1 (en) 1997-03-27
JP4178272B2 (ja) 2008-11-12
EP0860880A3 (de) 1999-02-03
DE69631963D1 (de) 2004-04-29
US5760480A (en) 1998-06-02
JPH11512571A (ja) 1999-10-26
EP0860880A2 (de) 1998-08-26
EP0852067A1 (de) 1998-07-08
EP0860880B1 (de) 2008-05-21
EP0852067B1 (de) 2004-03-24

Similar Documents

Publication Publication Date Title
DE69637537D1 (de) Halbleiteranordnung mit verbessertem Verbindungsmuster und Herstellungsverfahren dafür
DE59601335D1 (de) Halbleiterbauelement und Herstellverfahren
DE69721411D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
DE69737588D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
DE69527330T2 (de) Halbleiteranordnung und Herstellungsverfahren
KR960009110A (ko) 반도체 장치 및 그 제조방법
DE69635397D1 (de) Halbleitervorrichtung mit Chipabmessungen und Herstellungsverfahren
DE69533511D1 (de) Lichtemittierende halbleitervorrichtung und herstellungsverfahren
KR960009107A (ko) 반도체장치와 그 제조방법
DE69522514D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69526539T2 (de) Halbleiteranordnung und Herstellungsverfahren
DE69525795D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69838597D1 (de) Lichtemittierende Halbleitervorrichtung und Herstellungsverfahren
KR960012575A (ko) 반도체 장치 제조 방법
DE69834561D1 (de) Halbleiteranordnung und herstellungsverfahren dafür
DE69413602D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69323127D1 (de) Halbleitervorrichtung und Herstellungsverfahren
KR970004015A (ko) 반도체장치 및 그의 제조방법
KR960015900A (ko) 반도체 장치 및 그 제조방법
DE69424728D1 (de) Halbleiteranordnung und zugehörige Herstellungsmethode
DE69325343D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
KR960012574A (ko) 반도체장치 제조방법
KR960012313A (ko) 반도체 장치 및 그 제조방법
DE69637900D1 (de) Harzvergossenes Halbleiterbauteil und dessen Herstellungsverfahren
FI954241A (fi) Puolijohdelaitteen valmistusmenetelmä

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: GLOBALFOUNDRIES INC., GRAND CAYMAN, KY

8328 Change in the person/name/address of the agent

Representative=s name: GRUENECKER, KINKELDEY, STOCKMAIR & SCHWANHAEUSSER,