DE69628803D1 - PECL Puffer - Google Patents

PECL Puffer

Info

Publication number
DE69628803D1
DE69628803D1 DE69628803T DE69628803T DE69628803D1 DE 69628803 D1 DE69628803 D1 DE 69628803D1 DE 69628803 T DE69628803 T DE 69628803T DE 69628803 T DE69628803 T DE 69628803T DE 69628803 D1 DE69628803 D1 DE 69628803D1
Authority
DE
Germany
Prior art keywords
pecl buffer
pecl
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69628803T
Other languages
English (en)
Other versions
DE69628803T2 (de
Inventor
Ma Herman Hae-Ting
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Publication of DE69628803D1 publication Critical patent/DE69628803D1/de
Application granted granted Critical
Publication of DE69628803T2 publication Critical patent/DE69628803T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
  • Television Signal Processing For Recording (AREA)
DE69628803T 1995-10-31 1996-10-30 PECL Puffer Expired - Fee Related DE69628803T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/551,127 US5541527A (en) 1995-10-31 1995-10-31 PECL buffer

Publications (2)

Publication Number Publication Date
DE69628803D1 true DE69628803D1 (de) 2003-07-31
DE69628803T2 DE69628803T2 (de) 2003-12-24

Family

ID=24199988

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69628803T Expired - Fee Related DE69628803T2 (de) 1995-10-31 1996-10-30 PECL Puffer

Country Status (4)

Country Link
US (1) US5541527A (de)
EP (2) EP0777330B1 (de)
JP (1) JPH09172369A (de)
DE (1) DE69628803T2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE509849C2 (sv) * 1996-03-08 1999-03-15 Ericsson Telefon Ab L M Skyddskrets
US5874837A (en) * 1997-04-28 1999-02-23 Pericom Semiconductor Corp. CMOS PECL driver with programmable current for varying voltage swings and termination types
US5969541A (en) * 1997-05-19 1999-10-19 Stmicroelectronics, Inc. Current inhibiting I/O buffer having a 5 volt tolerant input and method of inhibiting current
JP3042462B2 (ja) * 1997-09-29 2000-05-15 日本電気株式会社 振幅信号処理回路および振幅信号処理方法
US6163174A (en) * 1998-05-26 2000-12-19 The University Of Rochester Digital buffer circuits
US6198308B1 (en) * 1999-03-30 2001-03-06 Fairchild Semiconductor Corp. Circuit for dynamic switching of a buffer threshold
US6424217B1 (en) 2001-09-05 2002-07-23 Pericom Semiconductor Corp. CMOS low-voltage PECL driver with initial current boost
US6542031B2 (en) 2001-09-05 2003-04-01 Pericom Semiconductor Corp. Switched IOH and IOL current sources for CMOS low-voltage PECL driver with self-timed pull-down current boost
US7368950B2 (en) * 2005-11-16 2008-05-06 Montage Technology Group Limited High speed transceiver with low power consumption
US7378876B2 (en) * 2006-03-14 2008-05-27 Integrated Device Technology, Inc. Complementary output inverter

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2837855C2 (de) * 1978-08-30 1984-03-29 Siemens AG, 1000 Berlin und 8000 München Impulswandler zur Taktversorgung von digitalen Halbleiterschaltungen
JPS5853220A (ja) * 1981-09-25 1983-03-29 Nippon Telegr & Teleph Corp <Ntt> 逆相信号発生回路
US4437171A (en) * 1982-01-07 1984-03-13 Intel Corporation ECL Compatible CMOS memory
US4645951A (en) * 1983-08-31 1987-02-24 Hitachi, Ltd. Semiconductor integrated circuit having a C-MOS internal logic block and an output buffer for providing ECL level signals
JPS61202523A (ja) * 1985-03-06 1986-09-08 Fujitsu Ltd 半導体集積回路
JPS62100015A (ja) * 1985-10-25 1987-05-09 Mitsubishi Electric Corp ２相クロツク発生装置
DE58908782D1 (de) * 1989-09-22 1995-01-26 Itt Ind Gmbh Deutsche Zweiphasentaktgenerator.
US5089723A (en) * 1990-11-15 1992-02-18 National Semiconductor Corporation CMOS-based pseudo ECL output buffer
US5140174A (en) * 1991-01-25 1992-08-18 Hewlett-Packard Co. Symmetric edge true/complement buffer/inverter and method therefor
US5130566A (en) * 1991-07-29 1992-07-14 Fujitsu Limited Pulse generator circuit for producing simultaneous complementary output pulses
JPH06104723A (ja) * 1992-09-22 1994-04-15 Fujitsu Ltd Ｃｍｏｓレベル／ｅｃｌレベル変換回路
US5343094A (en) * 1993-01-13 1994-08-30 National Semiconductor Corporation Low noise logic amplifier with nondifferential to differential conversion
US5317214A (en) * 1993-03-09 1994-05-31 Raytheon Company Interface circuit having differential signal common mode shifting means

Also Published As

Publication number Publication date
EP0777330A3 (de) 1998-04-08
US5541527A (en) 1996-07-30
EP0777330B1 (de) 2003-06-25
EP1304801A1 (de) 2003-04-23
EP0777330A2 (de) 1997-06-04
JPH09172369A (ja) 1997-06-30
DE69628803T2 (de) 2003-12-24

Similar Documents

Publication Publication Date Title
DE69625631T2 (de) Datenpuffer
BR9606876A (pt) Aplicador de tampão
DE69610835D1 (de) Elastischer puffer
DE69431266T2 (de) Pufferschaltungen
DE29614224U1 (de) Federball
DE69618940D1 (de) Tensidzusammensetzungen
DE69620323D1 (de) Eingangspufferschaltung
DE69601423D1 (de) Federball
DE69232170T2 (de) Puffer mit niedrigem Rauschen
DE69515315D1 (de) Bidirektionaler puffer
DE69628803D1 (de) PECL Puffer
DE69627789D1 (de) Verzweigungsweiche
DE69624717D1 (de) Schnelle cmos pufferschaltung
DE29602463U1 (de) Zweiblock-Schwelle
DE29510131U1 (de) Türschwelle
DE59602862D1 (de) Zwischenspeicher
DE59805044D1 (de) Pufferschaltung
DE29710934U1 (de) Wärmeweiche
DE29504616U1 (de) Pufferregal
DE29600900U1 (de) Schwimmflosse
KR970029899U (ko) 도어완충용 버퍼구조
KR970004342A (ko) 고속동작용 입력버퍼
KR970004338A (ko) 입·출력 버퍼회로
KR970042845U (ko) 완충용 스토퍼
KR960032937U (ko) 출력 버퍼

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee