DE69531810D1 - Verfahren zum Abtasten eines seriellen digitalen Signals - Google Patents

Verfahren zum Abtasten eines seriellen digitalen Signals

Info

Publication number
DE69531810D1
DE69531810D1 DE69531810T DE69531810T DE69531810D1 DE 69531810 D1 DE69531810 D1 DE 69531810D1 DE 69531810 T DE69531810 T DE 69531810T DE 69531810 T DE69531810 T DE 69531810T DE 69531810 D1 DE69531810 D1 DE 69531810D1
Authority
DE
Germany
Prior art keywords
sampling
digital signal
serial digital
serial
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69531810T
Other languages
English (en)
Other versions
DE69531810T2 (de
Inventor
Roland Marbot
Andrew Cofler
Duplessix Anne Pierre
Bihan Jean-Claude Le
Reza Nezamzadeh-Moosavi
Pascal Couteaux
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull Sa Les Clayes Sous Bois Fr
Original Assignee
Bull SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull SA filed Critical Bull SA
Publication of DE69531810D1 publication Critical patent/DE69531810D1/de
Application granted granted Critical
Publication of DE69531810T2 publication Critical patent/DE69531810T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/002—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
    • H04L7/0029—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of received data signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
DE69531810T 1994-08-04 1995-07-21 Verfahren zum Abtasten eines seriellen digitalen Signals Expired - Lifetime DE69531810T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9409683 1994-08-04
FR9409683A FR2723494B1 (fr) 1994-08-04 1994-08-04 Procede d'echantillonnage d'un signal numerique en serie

Publications (2)

Publication Number Publication Date
DE69531810D1 true DE69531810D1 (de) 2003-10-30
DE69531810T2 DE69531810T2 (de) 2004-07-15

Family

ID=9466079

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69531810T Expired - Lifetime DE69531810T2 (de) 1994-08-04 1995-07-21 Verfahren zum Abtasten eines seriellen digitalen Signals

Country Status (6)

Country Link
US (1) US5848109A (de)
EP (1) EP0696116B1 (de)
JP (1) JP2848800B2 (de)
CA (1) CA2154545A1 (de)
DE (1) DE69531810T2 (de)
FR (1) FR2723494B1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5978379A (en) 1997-01-23 1999-11-02 Gadzoox Networks, Inc. Fiber channel learning bridge, learning half bridge, and protocol
US7430171B2 (en) 1998-11-19 2008-09-30 Broadcom Corporation Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost
US6467043B1 (en) * 1999-07-29 2002-10-15 Micron Technology, Inc. Adjusting and measuring the timing of a data strobe signal with a first delay line and through additional delay line adapted to receive pulse signal
US7012983B2 (en) 2000-04-28 2006-03-14 Broadcom Corporation Timing recovery and phase tracking system and method
JP2003218847A (ja) * 2002-01-28 2003-07-31 Nec Corp データ受信方式
CN100379233C (zh) * 2004-09-03 2008-04-02 杭州国芯科技有限公司 改进定时锁定检测的方法
US7450039B2 (en) 2006-07-05 2008-11-11 Silicon Library Inc. Transmission device and electronic apparatus with self-diagnostic function, and self-diagnostic method for use therein
US10367667B2 (en) * 2017-09-29 2019-07-30 Nxp B.V. Joint ad-hoc signal and collision detection method

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2309089A1 (fr) * 1975-04-25 1976-11-19 Ibm France Procede pour synchroniser l'horloge du recepteur d'un systeme de transmission de donnees et dispositif pour mettre en oeuvre le procede
DE2632165B2 (de) * 1976-07-16 1978-06-01 Siemens Ag, 1000 Berlin Und 8000 Muenchen Schaltungsanordnung zum Regeln der Folgefrequenz von Taktimpulsen
JPS58204651A (ja) * 1982-05-24 1983-11-29 Nec Corp クロツク再生回路
US4881059A (en) * 1987-04-30 1989-11-14 American Telephone And Telegraph Company Manchester code receiver
US5001729A (en) * 1987-05-26 1991-03-19 Hayes Microcomputer Products, Inc. High speed half duplex modem with fast turnaround protocol
US4972443A (en) * 1987-11-24 1990-11-20 Siemens Aktiengesellschaft Method and arrangement for generating a correction signal for a digital clock recovery means
JPH01223887A (ja) * 1988-03-03 1989-09-06 Matsushita Electric Ind Co Ltd ディスクおよびその記録装置およびその再生装置
FR2658015B1 (fr) 1990-02-06 1994-07-29 Bull Sa Circuit verrouille en phase et multiplieur de frequence en resultant.
FR2664765B1 (fr) 1990-07-11 2003-05-16 Bull Sa Dispositif de serialisation et de deserialisation de donnees et systeme de transmission numerique de donnees en serie en resultant.
FR2664769A1 (fr) 1990-07-11 1992-01-17 Bull Sa Dispositif d'echantillonnage de donnees et systeme de transmission numerique de donnees en resultant.
FR2664770A1 (fr) 1990-07-11 1992-01-17 Bull Sa Procede et systeme de transmission numerique de donnees en serie.

Also Published As

Publication number Publication date
EP0696116B1 (de) 2003-09-24
JPH0888624A (ja) 1996-04-02
JP2848800B2 (ja) 1999-01-20
FR2723494A1 (fr) 1996-02-09
CA2154545A1 (fr) 1996-02-05
US5848109A (en) 1998-12-08
EP0696116A1 (de) 1996-02-07
DE69531810T2 (de) 2004-07-15
FR2723494B1 (fr) 1996-09-06

Similar Documents

Publication Publication Date Title
DE69624698T2 (de) Verfahren zum empfang und suchen eines in bursts ausgesandten signals
DE69633705D1 (de) Verfahren zum Erfassen eines digitalen Signals und Detektor
DE69732969D1 (de) Verfahren und einrichtung zum transformieren eines signals
DE69122330D1 (de) Verfahren zum Aufzeichnen eines digitalen Videosignals
DE69633055D1 (de) Digitales mehrträgersignal und verfahren zum senden und empfangen eines solchen signals
DE69633039D1 (de) Vorrichtung und Verfahren zur Umwandlung eines Signals
DE69031107T2 (de) Anordnung und Verfahren zum Übertragen eines Videosignals
DE69626029D1 (de) Verfahren zum herstellen eines digitalen signalprozessors
DE69535225D1 (de) Verfahren und Gerät zum Erhöhen der Empfängerimmunität gegenüber Störsignalen
DE69614468D1 (de) Verfahren und Schaltung zum Detektieren eines Datensynchronisationssignals
DE69033508T2 (de) Verfahren zur Dekodierung eines Videosignals
DE69636152D1 (de) Vorrichtung zur Dekodierung eines digitalen Signals
ATA175781A (de) Verfahren und geraet zum verarbeiten eines digitalen signals
DE69636916D1 (de) Vorrichtung und Verfahren zur Bildung eines Signals
DE69117254T2 (de) Verfahren zum Multiplexieren-Demultiplexieren eines digitalen Signals mit mehreren Übertragungsraten
DE3883057D1 (de) Verfahren und anordnung zur verschluesselung eines digitalen signals.
DE69531810D1 (de) Verfahren zum Abtasten eines seriellen digitalen Signals
DE69215233T2 (de) Verfahren zur Spektralanalyse eines Signals
DE59601910D1 (de) Verfahren zur kompression eines analogen signals
DE69031369D1 (de) Verfahren und Vorrichtung zum Aufzeichnen und Wiedergeben eines digitalen Signals
DE69214055D1 (de) Verfahren und Schaltungsanordnung zur Synchronisierung eines Signals
DE69432900D1 (de) Verfahren zum empfang eines signals in einem synchronen digitalen telekommunikationssystem
DE69208677T2 (de) Verfahren zur digitalen demodulation eines zusammengesetzten signals
DE59509873D1 (de) Verfahren zur Aufzeichnung eines digitalen Signals
DE69414179T2 (de) Verfahren zum Expandieren des Frequenzbereichs eines digitalen audio Signals

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: BULL S.A., LES CLAYES SOUS BOIS, FR

8364 No opposition during term of opposition