DE69523009D1 - Schaltungsstruktur und Verfahren zur Belastungsprüfung von Bitleitungen - Google Patents

Schaltungsstruktur und Verfahren zur Belastungsprüfung von Bitleitungen

Info

Publication number
DE69523009D1
DE69523009D1 DE69523009T DE69523009T DE69523009D1 DE 69523009 D1 DE69523009 D1 DE 69523009D1 DE 69523009 T DE69523009 T DE 69523009T DE 69523009 T DE69523009 T DE 69523009T DE 69523009 D1 DE69523009 D1 DE 69523009D1
Authority
DE
Germany
Prior art keywords
bit lines
circuit structure
load testing
testing
load
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69523009T
Other languages
English (en)
Other versions
DE69523009T2 (de
Inventor
David C Mcclure
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Publication of DE69523009D1 publication Critical patent/DE69523009D1/de
Application granted granted Critical
Publication of DE69523009T2 publication Critical patent/DE69523009T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/34—Accessing multiple bits simultaneously
DE69523009T 1994-10-31 1995-10-27 Schaltungsstruktur und Verfahren zur Belastungsprüfung von Bitleitungen Expired - Fee Related DE69523009T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/331,699 US5610866A (en) 1994-10-31 1994-10-31 Circuit structure and method for stress testing of bit lines

Publications (2)

Publication Number Publication Date
DE69523009D1 true DE69523009D1 (de) 2001-11-08
DE69523009T2 DE69523009T2 (de) 2002-06-06

Family

ID=23295000

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69523009T Expired - Fee Related DE69523009T2 (de) 1994-10-31 1995-10-27 Schaltungsstruktur und Verfahren zur Belastungsprüfung von Bitleitungen

Country Status (4)

Country Link
US (1) US5610866A (de)
EP (1) EP0709853B1 (de)
JP (1) JPH08212798A (de)
DE (1) DE69523009T2 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5898706A (en) * 1997-04-30 1999-04-27 International Business Machines Corporation Structure and method for reliability stressing of dielectrics
KR100518510B1 (ko) * 1997-12-09 2005-11-28 삼성전자주식회사 인접 칼럼간에 서로 다른 스트레스 전위를 인가하는 수단을구비한 메모리장치
US6285608B1 (en) * 1998-03-20 2001-09-04 Micron Technology, Inc. Method and apparatus for using supply voltage for testing in semiconductor memory devices
US6295618B1 (en) * 1998-08-25 2001-09-25 Micron Technology, Inc. Method and apparatus for data compression in memory devices
US6122760A (en) * 1998-08-25 2000-09-19 International Business Machines Corporation Burn in technique for chips containing different types of IC circuitry
US6304504B1 (en) 2000-08-30 2001-10-16 Micron Technology, Inc. Methods and systems for alternate bitline stress testing
US6262928B1 (en) * 2000-09-13 2001-07-17 Silicon Access Networks, Inc. Parallel test circuit and method for wide input/output DRAM
US6766267B2 (en) * 2000-10-13 2004-07-20 Ciena Corporation Automated monitoring system, virtual oven and method for stress testing logically grouped modules
JP2002184198A (ja) * 2000-12-14 2002-06-28 Hitachi Ltd 半導体集積回路装置
US6910164B1 (en) * 2001-08-09 2005-06-21 Cypress Semiconductor Corp. High-resistance contact detection test mode
US6950355B2 (en) * 2001-08-17 2005-09-27 Broadcom Corporation System and method to screen defect related reliability failures in CMOS SRAMS
US6909648B2 (en) * 2002-03-19 2005-06-21 Broadcom Corporation Burn in system and method for improved memory reliability
KR100771853B1 (ko) 2006-01-24 2007-11-01 삼성전자주식회사 번인 테스트시 동일 워드라인의 셀에 각각 다른 데이터를기록할 수 있는 반도체 메모리 장치
KR100881189B1 (ko) * 2006-08-28 2009-02-05 삼성전자주식회사 취약 배선을 검출하기 위한 배선 검출 회로
US8120976B2 (en) * 2006-08-28 2012-02-21 Samsung Electronics Co., Ltd. Line defect detection circuit for detecting weak line
KR100916009B1 (ko) * 2007-06-26 2009-09-10 삼성전자주식회사 반도체 메모리 장치의 테스트 회로 및 테스트 방법
US8283198B2 (en) 2010-05-10 2012-10-09 Micron Technology, Inc. Resistive memory and methods of processing resistive memory
US8953395B2 (en) 2012-02-23 2015-02-10 Apple Inc. Memory with variable strength sense amplifier
US9177671B2 (en) 2012-02-23 2015-11-03 Apple Inc. Memory with bit line capacitive loading
US8780657B2 (en) 2012-03-01 2014-07-15 Apple Inc. Memory with bit line current injection
US8780654B2 (en) 2012-04-10 2014-07-15 Apple Inc. Weak bit detection in a memory through variable development time

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4007452A (en) * 1975-07-28 1977-02-08 Intel Corporation Wafer scale integration system
US4233674A (en) * 1978-08-07 1980-11-11 Signetics Corporation Method of configuring an integrated circuit
JP2647546B2 (ja) * 1990-10-11 1997-08-27 シャープ株式会社 半導体記憶装置のテスト方法
US5424988A (en) * 1992-09-30 1995-06-13 Sgs-Thomson Microelectronics, Inc. Stress test for memory arrays in integrated circuits

Also Published As

Publication number Publication date
EP0709853B1 (de) 2001-10-04
DE69523009T2 (de) 2002-06-06
EP0709853A1 (de) 1996-05-01
JPH08212798A (ja) 1996-08-20
US5610866A (en) 1997-03-11

Similar Documents

Publication Publication Date Title
DE69523009D1 (de) Schaltungsstruktur und Verfahren zur Belastungsprüfung von Bitleitungen
DE69416907D1 (de) Verfahren zum Verbinden von Elementen und Verbindungsanordnung
DE69532445D1 (de) System und verfahren zur verbesserung von graphischen merkmalen von markierungsgeräten
DE69430838D1 (de) Schaltung und Verfahren zur parallelen Verschiebung und Addition
DE69525702D1 (de) Verfahren und Schaltung zur Behandlung von Mehrträgersignalen
DE69923067D1 (de) Stentplazierinstrument und verfahren zum beladen
DE69804708D1 (de) Verfahren und Gerät für Grössenoptimierung von Speichereinheiten
DE69824281D1 (de) Verfahren und anordnung zur anstiegszeit- und impedanzkompensierungvonpufferschaltungen
DE69534700D1 (de) Halbleiteranordnungen und verfahren
DE69435047D1 (de) Schaltung und Verfahren zur parallelen Addition und Mittelwertbildung
DE69824361T2 (de) Anordnung und Verfahren zur Übertragung von elektronischer Post
DE69530069D1 (de) Schaltung und verfahren zur unterdrückung von funkstörungen
DE69731700D1 (de) Arithmetischer Schaltkreis und arithmetisches Verfahren
DE59410342D1 (de) Verfahren und Schaltungsanordnung zur Übertragung von Sprachsignalen
DE69717216T2 (de) Schaltplatinenprüfvorrichtung und Verfahren dafür
DE69417297D1 (de) Schaltung und Verfahren zur Unterdrückung von Störsignalen
DE69627626D1 (de) Verfahren und Schaltungen zur Umwandlung von Multiplexsignalen
DE69720157D1 (de) System und Verfahren zur Prüfung elektronischer Geräte
DE69830967D1 (de) Verfahren und System zur Prüfung einer integrierten Schaltung
DE69506585T2 (de) Verfahren und gerät zur prüfung von halbleiterplatten
DE69724737D1 (de) Verfahren und Vorrichtung zur Prüfung von Speicherschaltungen
DE59808510D1 (de) Verfahren und Schaltungsanordnung zur Prüfung von Münzen
DE69306010D1 (de) Verfahren und Schaltung zur Durchführung von laufenden Ungleichheitsmessungen
DE69532061D1 (de) Verstärkerschaltung und Verfahren
DE69513545T2 (de) Verfahren und Schaltungsanordnung zur Verringerung transienter Ströme

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee