DE69505224T2 - Computersystem - Google Patents

Computersystem

Info

Publication number
DE69505224T2
DE69505224T2 DE69505224T DE69505224T DE69505224T2 DE 69505224 T2 DE69505224 T2 DE 69505224T2 DE 69505224 T DE69505224 T DE 69505224T DE 69505224 T DE69505224 T DE 69505224T DE 69505224 T2 DE69505224 T2 DE 69505224T2
Authority
DE
Germany
Prior art keywords
control unit
ice
memory
interrupt
microprocessor core
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69505224T
Other languages
English (en)
Other versions
DE69505224D1 (de
Inventor
Michael D Pedneau
Hans Magnusson
Dan S Mudgett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE69505224D1 publication Critical patent/DE69505224D1/de
Publication of DE69505224T2 publication Critical patent/DE69505224T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3648—Software debugging using additional hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Debugging And Monitoring (AREA)
  • Iron Core Of Rotating Electric Machines (AREA)
DE69505224T 1994-07-22 1995-07-07 Computersystem Expired - Fee Related DE69505224T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US27961494A 1994-07-22 1994-07-22

Publications (2)

Publication Number Publication Date
DE69505224D1 DE69505224D1 (de) 1998-11-12
DE69505224T2 true DE69505224T2 (de) 1999-05-20

Family

ID=23069711

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69505224T Expired - Fee Related DE69505224T2 (de) 1994-07-22 1995-07-07 Computersystem

Country Status (6)

Country Link
US (1) US5682310A (de)
EP (1) EP0715258B1 (de)
JP (1) JPH08171500A (de)
AT (1) ATE172039T1 (de)
DE (1) DE69505224T2 (de)
ES (1) ES2122455T3 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5862366A (en) * 1996-09-12 1999-01-19 Advanced Micro Devices, Inc. System and method for simulating a multiprocessor environment for testing a multiprocessing interrupt controller
JPH10133908A (ja) * 1996-10-29 1998-05-22 Mitsubishi Electric Corp マイクロプロセッサ
GB2328045B (en) * 1997-08-08 2002-06-05 Ibm Data processing system diagnostics
US6120298A (en) * 1998-01-23 2000-09-19 Scientific Learning Corp. Uniform motivation for multiple computer-assisted training systems
US6293801B1 (en) 1998-01-23 2001-09-25 Scientific Learning Corp. Adaptive motivation for computer-assisted training system
US6067638A (en) * 1998-04-22 2000-05-23 Scientific Learning Corp. Simulated play of interactive multimedia applications for error detection
US6113645A (en) * 1998-04-22 2000-09-05 Scientific Learning Corp. Simulated play of interactive multimedia applications for error detection
US6412055B2 (en) * 1998-06-30 2002-06-25 Legerity, Inc. Method and apparatus for product development
US6567933B1 (en) * 1999-02-19 2003-05-20 Texas Instruments Incorporated Emulation suspension mode with stop mode extension
US6393498B1 (en) * 1999-03-02 2002-05-21 Mentor Arc Inc. System for reducing processor workloads with memory remapping techniques
US6986026B2 (en) * 2000-12-15 2006-01-10 Intel Corporation Single-step processing and selecting debugging modes
DE10116862A1 (de) * 2001-04-04 2002-10-17 Infineon Technologies Ag Programmgesteuerte Einheit
US7149854B2 (en) * 2001-05-10 2006-12-12 Advanced Micro Devices, Inc. External locking mechanism for personal computer memory locations
US7421431B2 (en) * 2002-12-20 2008-09-02 Intel Corporation Providing access to system management information
TWI241485B (en) * 2003-03-21 2005-10-11 Mediatek Inc Microcontroller which accesses data stored in memory banks through a multiplexer
US6963963B2 (en) * 2003-03-25 2005-11-08 Freescale Semiconductor, Inc. Multiprocessor system having a shared main memory accessible by all processor units
TW200401188A (en) * 2003-09-16 2004-01-16 Via Tech Inc Debug device and method thereof
US7322026B2 (en) * 2004-03-02 2008-01-22 Hewlett-Packard Development Company, L.P. Scoring assertions
US8312309B2 (en) * 2008-03-05 2012-11-13 Intel Corporation Technique for promoting determinism among multiple clock domains
US20120185688A1 (en) * 2011-01-13 2012-07-19 Google Inc. Processor mode locking
EP3420322B1 (de) * 2016-02-26 2021-03-31 Micro Motion, Inc. Begrenzung eines antriebssignals
CN106502846A (zh) * 2016-10-14 2017-03-15 合肥联宝信息技术有限公司 一种电脑故障检测方法及装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4782461A (en) * 1984-06-21 1988-11-01 Step Engineering Logical grouping of facilities within a computer development system
US4674089A (en) * 1985-04-16 1987-06-16 Intel Corporation In-circuit emulator
JPH06103472B2 (ja) * 1986-10-29 1994-12-14 日本電気株式会社 デバツグ用マイクロプロセツサ
US5182811A (en) * 1987-10-02 1993-01-26 Mitsubishi Denki Kabushiki Kaisha Exception, interrupt, and trap handling apparatus which fetches addressing and context data using a single instruction following an interrupt
US5228039A (en) * 1990-05-09 1993-07-13 Applied Microsystems Corporation Source-level in-circuit software code debugging instrument
US5175853A (en) * 1990-10-09 1992-12-29 Intel Corporation Transparent system interrupt
US5410710A (en) * 1990-12-21 1995-04-25 Intel Corporation Multiprocessor programmable interrupt controller system adapted to functional redundancy checking processor systems
US5321828A (en) * 1991-06-07 1994-06-14 Step Engineering High speed microcomputer in-circuit emulator
DE4309532C2 (de) * 1992-03-25 1996-10-31 Intel Corp Verfahren zum Sichern einer Systemabbildung eines Computersystems auf einer permanenten Speichereinrichtung sowie ein Computersystem
US5357628A (en) * 1992-03-25 1994-10-18 Intel Corporation Computer system having integrated source level debugging functions that provide hardware information using transparent system interrupt
US5437039A (en) * 1992-05-21 1995-07-25 Intel Corporation Servicing transparent system interrupts and reducing interrupt latency
US5313618A (en) * 1992-09-03 1994-05-17 Metalink Corp. Shared bus in-circuit emulator system and method
US5392420A (en) * 1993-09-30 1995-02-21 Intel Corporation In circuit emulator(ICE) that flags events occuring in system management mode(SMM)
US5539901A (en) * 1993-09-30 1996-07-23 Intel Corporation Method and apparatus for system management mode support for in-circuit emulators

Also Published As

Publication number Publication date
US5682310A (en) 1997-10-28
ES2122455T3 (es) 1998-12-16
ATE172039T1 (de) 1998-10-15
EP0715258A1 (de) 1996-06-05
JPH08171500A (ja) 1996-07-02
DE69505224D1 (de) 1998-11-12
EP0715258B1 (de) 1998-10-07

Similar Documents

Publication Publication Date Title
DE69505224T2 (de) Computersystem
ATE185206T1 (de) Fehlerbeseitigungs- und systemverwaltungsunterbrechung
US5355490A (en) System and method for saving the state for advanced microprocessor operating modes
US5774686A (en) Method and apparatus for providing two system architectures in a processor
US6584558B2 (en) Article for providing event handling functionality in a processor supporting different instruction sets
KR0168656B1 (ko) 데이터 처리 시스템
US5630052A (en) System development and debug tools for power management functions in a computer system
JP3226055B2 (ja) 情報処理装置
DE69728632D1 (de) Einzelne Schrittausführung von Prozessor- und Teilsystempipelines während der Fehlersuche in einem Datenverarbeitungssystem
US5659760A (en) Microprocessor having interrupt vector generation unit and vector fetching command unit to initiate interrupt processing prior to returning interrupt acknowledge information
JPH05324141A (ja) コンピュータシステム用電力制御装置
US4701847A (en) Adaptive instruction sequence synthesizer and process
US5544307A (en) Microcomputer development support system operable with only background monitor and without cache replacement
US5954812A (en) Apparatus for caching system management memory in a computer having a system management mode employing address translation
EP0676687B1 (de) Stromverwaltungseinheiten für Rechnersysteme
US6125412A (en) System for performing input and output operations to and from a processor
EP0575171B1 (de) Verbesserte Systemverwaltungsverfahren und -vorrichtung
US5842041A (en) Computer system employing a control signal indicative of whether address is within address space of devices on processor local bus
JPH01124049A (ja) マイクロプロセッサ
CA1209273A (en) High-speed auxiliary computer plug-in units
CA1314104C (en) Executing code from slow rom on high speed computer compatible with slower speed computers
JPH0229455Y2 (de)
JPH0721053A (ja) 情報処理装置
Bourekas IDT 79R3001 simplifies RISC-based control systems
JPH08161190A (ja) エミュレーション用プロセッサおよびそれを搭載したエミュレータ

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee