DE69424176D1 - Schaltung und verfahren zum wählen einer drain-programmierspannung für einen nichtflüchtigen speicher - Google Patents

Schaltung und verfahren zum wählen einer drain-programmierspannung für einen nichtflüchtigen speicher

Info

Publication number
DE69424176D1
DE69424176D1 DE69424176T DE69424176T DE69424176D1 DE 69424176 D1 DE69424176 D1 DE 69424176D1 DE 69424176 T DE69424176 T DE 69424176T DE 69424176 T DE69424176 T DE 69424176T DE 69424176 D1 DE69424176 D1 DE 69424176D1
Authority
DE
Germany
Prior art keywords
selecting
circuit
volatile memory
programming voltage
drain programming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69424176T
Other languages
English (en)
Other versions
DE69424176T2 (de
Inventor
Albert Fazio
E Atwood
Brennan, Jr
E Landgraf
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of DE69424176D1 publication Critical patent/DE69424176D1/de
Publication of DE69424176T2 publication Critical patent/DE69424176T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/021Detection or location of defective auxiliary circuits, e.g. defective refresh counters in voltage or current generators
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/30Power supply circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • G11C29/50004Marginal testing, e.g. race, voltage or current testing of threshold voltage
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5004Voltage
DE69424176T 1993-09-10 1994-08-31 Schaltung und verfahren zum wählen einer drain-programmierspannung für einen nichtflüchtigen speicher Expired - Lifetime DE69424176T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/119,738 US5402370A (en) 1993-09-10 1993-09-10 Circuitry and method for selecting a drain programming voltage for a nonvolatile memory
PCT/US1994/009936 WO1995007536A1 (en) 1993-09-10 1994-08-31 Circuitry and method for selecting a drain programming voltage for a nonvolatile memory

Publications (2)

Publication Number Publication Date
DE69424176D1 true DE69424176D1 (de) 2000-05-31
DE69424176T2 DE69424176T2 (de) 2000-12-14

Family

ID=22386068

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69431735T Expired - Lifetime DE69431735D1 (de) 1993-09-10 1994-08-31 Nichtflüchtiger Speicher
DE69424176T Expired - Lifetime DE69424176T2 (de) 1993-09-10 1994-08-31 Schaltung und verfahren zum wählen einer drain-programmierspannung für einen nichtflüchtigen speicher

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE69431735T Expired - Lifetime DE69431735D1 (de) 1993-09-10 1994-08-31 Nichtflüchtiger Speicher

Country Status (8)

Country Link
US (1) US5402370A (de)
EP (2) EP0722609B1 (de)
JP (1) JP3667756B2 (de)
KR (1) KR100261525B1 (de)
AU (1) AU7680894A (de)
DE (2) DE69431735D1 (de)
SG (1) SG47058A1 (de)
WO (1) WO1995007536A1 (de)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5218569A (en) * 1991-02-08 1993-06-08 Banks Gerald J Electrically alterable non-volatile memory with n-bits per memory cell
FR2718273B1 (fr) * 1994-03-31 1996-05-24 Sgs Thomson Microelectronics Mémoire intégrée avec circuit de maintien de la tension de colonne.
US5600593A (en) * 1994-12-06 1997-02-04 National Semiconductor Corporation Apparatus and method for reducing erased threshold voltage distribution in flash memory arrays
US6353554B1 (en) 1995-02-27 2002-03-05 Btg International Inc. Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell
US5627784A (en) * 1995-07-28 1997-05-06 Micron Quantum Devices, Inc. Memory system having non-volatile data storage structure for memory control parameters and method
US5801985A (en) 1995-07-28 1998-09-01 Micron Technology, Inc. Memory system having programmable control parameters
US5945705A (en) * 1995-08-01 1999-08-31 Advanced Micro Devices, Inc. Three-dimensional non-volatile memory
US5672524A (en) * 1995-08-01 1997-09-30 Advanced Micro Devices, Inc. Three-dimensional complementary field effect transistor process
DE19542029C1 (de) * 1995-11-10 1997-04-10 Siemens Ag Verfahren zum selbsttätigen Ermitteln der nötigen Hochspannung zum Programmieren/Löschen eines EEPROMs
US6005806A (en) * 1996-03-14 1999-12-21 Altera Corporation Nonvolatile configuration cells and cell arrays
DE69633912D1 (de) * 1996-03-29 2004-12-30 St Microelectronics Srl Anordnung zum Generieren einer Spannung als Funktion der Leitfähigkeit einer Elementarzelle, insbesondere für nichtflüchtige Speicher
JP3093649B2 (ja) * 1996-09-05 2000-10-03 九州日本電気株式会社 不揮発性半導体メモリ装置
US5687116A (en) * 1996-10-09 1997-11-11 Programmable Microelectronics Corp. Programming pulse ramp control circuit
US6052306A (en) * 1996-11-04 2000-04-18 Siemens Aktiengesellschaft Method and device for automatic determination of the required high voltage for programming/erasing an EEPROM
US5798966A (en) * 1997-03-31 1998-08-25 Intel Corporation Flash memory VDS compensation techiques to reduce programming variability
US6141247A (en) * 1997-10-24 2000-10-31 Micron Technology, Inc. Non-volatile data storage unit and method of controlling same
US6147908A (en) * 1997-11-03 2000-11-14 Cypress Semiconductor Corp. Stable adjustable programming voltage scheme
US6128221A (en) * 1998-09-10 2000-10-03 Taiwan Semiconductor Manufacturing Co., Ltd. Circuit and programming method for the operation of flash memories to prevent programming disturbances
US6028790A (en) * 1999-01-07 2000-02-22 Macronix International Co., Ltd. Method and device for programming a non-volatile memory cell by controlling source current pulldown rate
KR100629962B1 (ko) * 1999-06-23 2006-09-29 주식회사 하이닉스반도체 플래쉬 메모리 셀의 드레인 전압 발생 회로
EP1128391A1 (de) 2000-02-22 2001-08-29 STMicroelectronics S.r.l. Verfahren und Schalterkreisarchitekur zur Prüfung einer integrierten Schaltung mit einem programmierbaren, nicht-flüchtigen Speicher
US6292399B1 (en) * 2000-07-03 2001-09-18 Advanced Micro Devices, Inc. Method and low-power circuits used to generate accurate drain voltage for flash memory core cells in read mode
EP1176603A1 (de) 2000-07-26 2002-01-30 STMicroelectronics S.r.l. Nichtflüchtiger Speicher mit einer Ladungspumpe mit einer geregelten Spannung
JP4167640B2 (ja) * 2004-10-14 2008-10-15 シャープ株式会社 不揮発性メモリのプログラム電圧決定方法
JP2010055735A (ja) * 2008-07-31 2010-03-11 Panasonic Corp 半導体記憶装置
KR100996108B1 (ko) * 2009-01-21 2010-11-22 주식회사 하이닉스반도체 불휘발성 메모리 장치의 프로그램 방법
KR101082692B1 (ko) 2009-12-31 2011-11-15 주식회사 하이닉스반도체 반도체 메모리 장치 및 이의 프로그램 방법
US9741436B2 (en) 2010-07-09 2017-08-22 Seagate Technology Llc Dynamically controlling an operation execution time for a storage device
US20130007348A1 (en) * 2011-07-01 2013-01-03 Apple Inc. Booting Raw Memory from a Host

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5163021A (en) * 1989-04-13 1992-11-10 Sundisk Corporation Multi-state EEprom read and write circuits and techniques
US5172338B1 (en) * 1989-04-13 1997-07-08 Sandisk Corp Multi-state eeprom read and write circuits and techniques
US4954990A (en) * 1989-05-30 1990-09-04 Cypress Semiconductor Corp. Programming voltage control circuit for EPROMS
JP2606941B2 (ja) * 1990-02-19 1997-05-07 富士通株式会社 不揮発性メモリの書込み回路
US5218571A (en) * 1990-05-07 1993-06-08 Cypress Semiconductor Corporation EPROM source bias circuit with compensation for processing characteristics
JP3247402B2 (ja) * 1991-07-25 2002-01-15 株式会社東芝 半導体装置及び不揮発性半導体記憶装置

Also Published As

Publication number Publication date
WO1995007536A1 (en) 1995-03-16
JPH09502828A (ja) 1997-03-18
JP3667756B2 (ja) 2005-07-06
DE69424176T2 (de) 2000-12-14
SG47058A1 (en) 1998-03-20
EP0982738B1 (de) 2002-11-13
AU7680894A (en) 1995-03-27
EP0722609A1 (de) 1996-07-24
DE69431735D1 (de) 2002-12-19
KR100261525B1 (ko) 2000-07-15
EP0722609B1 (de) 2000-04-26
EP0982738A1 (de) 2000-03-01
US5402370A (en) 1995-03-28

Similar Documents

Publication Publication Date Title
DE69424176D1 (de) Schaltung und verfahren zum wählen einer drain-programmierspannung für einen nichtflüchtigen speicher
DE69522738D1 (de) Verfahren und Schaltkreis zum Programmieren einer Schwebegatterspeicherzelle
DE69636063D1 (de) Verfahren zum programmieren eines nichflüchtigen Speicher
DE69723700D1 (de) Verfahren zur Programmierung eines nichtflüchtigen Mehrpegelspeichers und nichtflüchtiger Mehrpegelspeicher
DE69616693T2 (de) Nichtflüchtiger Speicher und Verfahren zu seiner Programmierung
DE68921189D1 (de) Nichtflüchtiger Halbleiterspeicher mit Schaltkreis zum Anlegen einer Programmierspannung.
DE69417519T2 (de) Verfahren zum Löschen einer nichtflüssigen Halbleiterspeicheranordnung
DE69621165D1 (de) Ferroelektrischer Speicher und Verfahren für seine Betriebswirkung
DE69909930D1 (de) Verfahren zum Löschen und Programmieren von Speicheranordnungen
DE69624155T2 (de) Ferroelektrischer Speicher und Verfahren für seine Betriebswirkung
DE69429239D1 (de) Verfahren und Schaltung zum Löschen von Flash-EEPROMs
DE69423077D1 (de) Steuerungsvorrichtungen für nichtflüchtige Speicheranordnungen
DE69600963T2 (de) Verfahren und Schaltkreis zum Programmieren und Löschen eines Speichers
DE69631123D1 (de) Verfahren und Schaltung zum Lesen von nichtflüchtigen Speicherzellen mit niedriger Versorgungsspannung
DE69221827T2 (de) Verfahren zum Programmieren einer anwenderprogrammierbaren Gattermatrix
DE69822536D1 (de) Schaltung und Verfahren zum Verriegeln einer Bitleitung in einem nichtlflüchtigem Speicher
DE69227542T2 (de) Speicher mit kapazitiver EEPROM-Speicherzelle und Verfahren zum Lesen dieser Speicherzelle
DE69630663D1 (de) Verfahren zum Löschen einer elektrisch programmierbaren und löschbaren nichtflüchtigen Speicherzelle
DE69820246D1 (de) Schaltung und Verfahren zum Lesen eines nichtflüchtigen Speichers
DE69800399T2 (de) Verfahren und Schaltung zur Erzeugung der Programmier- und Löschspannung in einem nichtflüchtigen Speicher
DE69717052T2 (de) Verfahren zum lesen von daten für einen ferroelektrischen speicher und ferroelektrischer speicher
DE69837422D1 (de) Hochspannungsgeneratorschaltung zum Programmieren oder Löschen eines Speichers
DE69932703D1 (de) Verfahren zur Differenzierung von Programmier- und Löschspannung in nichtflüchtigem Speicher und Herstellungsverfahren hierfür
DE69719584D1 (de) Verfahren zum Programmieren einer Flash-Speicherzelle
DE69428423D1 (de) Regelschaltung und Verfahren zum Löschen von nichtflüchtigen Speicherzellen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition