DE69403949T2 - Verbindungsarchitekturen - Google Patents

Verbindungsarchitekturen

Info

Publication number
DE69403949T2
DE69403949T2 DE1994603949 DE69403949T DE69403949T2 DE 69403949 T2 DE69403949 T2 DE 69403949T2 DE 1994603949 DE1994603949 DE 1994603949 DE 69403949 T DE69403949 T DE 69403949T DE 69403949 T2 DE69403949 T2 DE 69403949T2
Authority
DE
Germany
Prior art keywords
connection architectures
architectures
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE1994603949
Other languages
English (en)
Other versions
DE69403949D1 (de
Inventor
Mark G Hanwood
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of DE69403949D1 publication Critical patent/DE69403949D1/de
Application granted granted Critical
Publication of DE69403949T2 publication Critical patent/DE69403949T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
DE1994603949 1994-01-06 1994-12-23 Verbindungsarchitekturen Expired - Lifetime DE69403949T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US17823094A 1994-01-06 1994-01-06

Publications (2)

Publication Number Publication Date
DE69403949D1 DE69403949D1 (de) 1997-07-31
DE69403949T2 true DE69403949T2 (de) 1997-12-18

Family

ID=22651736

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1994603949 Expired - Lifetime DE69403949T2 (de) 1994-01-06 1994-12-23 Verbindungsarchitekturen

Country Status (3)

Country Link
EP (1) EP0667679B1 (de)
JP (1) JPH07282127A (de)
DE (1) DE69403949T2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7107566B1 (en) * 2004-01-22 2006-09-12 Altera Corporation Programmable logic device design tools with gate leakage reduction capabilities

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5132571A (en) * 1990-08-01 1992-07-21 Actel Corporation Programmable interconnect architecture having interconnects disposed above function modules
US5250464A (en) * 1992-03-11 1993-10-05 Texas Instruments Incorporated Method of making a low capacitance, low resistance sidewall antifuse structure

Also Published As

Publication number Publication date
EP0667679B1 (de) 1997-06-25
DE69403949D1 (de) 1997-07-31
JPH07282127A (ja) 1995-10-27
EP0667679A1 (de) 1995-08-16

Similar Documents

Publication Publication Date Title
ATA166795A (de) Bis-resorcinyltriazine
ATA147195A (de) Alkoxyphenyl-substituierte bisbenzoylphosphinoxide
ATA163695A (de) 2-hydroxyphenyltriazine
DE59502973D1 (de) Verbindungsanordnung
ATA108995A (de) Differenzdruckakkumulator
DE9402404U1 (de) Sprossen-Abstandshalter-Verbindung
ATA11894A (de) Stauförderbahn
DE69403949T2 (de) Verbindungsarchitekturen
DE9413957U1 (de) Verbindungsanordnung
DE9417313U1 (de) Rohr-Muffe-Verbindung
DE69521181T2 (de) Verbindungsanordnung
DE69520250T2 (de) Verbindungsanordnung
DE9418066U1 (de) Verbindungsteil
FI944403A0 (fi) Stigkaelke II
ATE197372T1 (de) Vorteig
BR7400170U (pt) Mouráo
BR7402083U (pt) Chuveiro-balde
BR7400053U (pt) T-compacto
BR7400062U (pt) Prato-bandeja
ATA127394A (de) Holografischer neurochip
BR7400242U (pt) Tele-comando
BR7400635U (pt) Entopstop
BR7400683U (pt) Odontoportátil
BR7400865U (pt) Multi-arremate
BR7400879U (pt) Boxboy

Legal Events

Date Code Title Description
8364 No opposition during term of opposition