DE69330632D1 - Zweistufiger Akkumulator zur Anwendung bei der Aktualisierung von Koeffizienten - Google Patents

Zweistufiger Akkumulator zur Anwendung bei der Aktualisierung von Koeffizienten

Info

Publication number
DE69330632D1
DE69330632D1 DE69330632T DE69330632T DE69330632D1 DE 69330632 D1 DE69330632 D1 DE 69330632D1 DE 69330632 T DE69330632 T DE 69330632T DE 69330632 T DE69330632 T DE 69330632T DE 69330632 D1 DE69330632 D1 DE 69330632D1
Authority
DE
Germany
Prior art keywords
stage accumulator
updating coefficients
coefficients
updating
accumulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69330632T
Other languages
English (en)
Other versions
DE69330632T2 (de
Inventor
Allen Wu
Woo H Paik
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Arris Technology Inc
Original Assignee
Arris Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Arris Technology Inc filed Critical Arris Technology Inc
Application granted granted Critical
Publication of DE69330632D1 publication Critical patent/DE69330632D1/de
Publication of DE69330632T2 publication Critical patent/DE69330632T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/505Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G06F7/5095Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/12Systems in which the television signal is transmitted via one channel or a plurality of parallel channels, the bandwidth of each channel being less than the bandwidth of the television signal
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/62Performing operations exclusively by counting total number of pulses ; Multiplication, division or derived operations using combined denominational and incremental processing by counters, i.e. without column shift

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
DE69330632T 1992-11-19 1993-11-11 Zweistufiger Akkumulator zur Anwendung bei der Aktualisierung von Koeffizienten Expired - Fee Related DE69330632T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/973,430 US5307375A (en) 1992-11-19 1992-11-19 Two stage accumulator for use in updating coefficients

Publications (2)

Publication Number Publication Date
DE69330632D1 true DE69330632D1 (de) 2001-09-27
DE69330632T2 DE69330632T2 (de) 2002-07-04

Family

ID=25520889

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69330632T Expired - Fee Related DE69330632T2 (de) 1992-11-19 1993-11-11 Zweistufiger Akkumulator zur Anwendung bei der Aktualisierung von Koeffizienten

Country Status (7)

Country Link
US (1) US5307375A (de)
EP (1) EP0598347B1 (de)
JP (1) JPH06216714A (de)
KR (1) KR100284238B1 (de)
CA (1) CA2102328C (de)
DE (1) DE69330632T2 (de)
TW (1) TW241424B (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5418736A (en) * 1994-03-11 1995-05-23 Nexgen, Inc. Optimized binary adders and comparators for inputs having different widths
JPH0981541A (ja) * 1995-09-12 1997-03-28 Matsushita Electric Ind Co Ltd 累算器
US5710793A (en) * 1995-12-21 1998-01-20 National Semiconductor Corporation Error signal quantization method and hardware for mixed blind and decision directed equalization
KR100194937B1 (ko) * 1996-08-30 1999-06-15 윤종용 디지탈 변조방식의 변조시스템의 디지탈 신호 적응판정 에러회로 및 방법
US6546047B1 (en) * 1998-10-08 2003-04-08 Altima Communications, Inc. Methods and circuits for optimal equalization
US6591282B1 (en) * 2000-04-05 2003-07-08 Oak Technology, Inc. Apparatus and method for a DC-Insensitive FIR filter for optical PRML channel
US7110482B2 (en) * 2000-12-29 2006-09-19 Lockheed Martin Corporation Method and apparatus for tracking invalid signals through a digital system
US6907028B2 (en) * 2002-02-14 2005-06-14 Nokia Corporation Clock-based time slicing
KR100615597B1 (ko) * 2004-05-27 2006-08-25 삼성전자주식회사 데이터 입력회로 및 방법
US7475104B2 (en) * 2005-02-09 2009-01-06 International Business Machines Corporation System and method for providing a double adder for decimal floating point operations
US7734466B2 (en) * 2005-06-20 2010-06-08 Motorola, Inc. Reduced complexity recursive least square lattice structure adaptive filter by means of limited recursion of the backward and forward error prediction squares

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3633105A (en) * 1970-04-01 1972-01-04 Gte Automatic Electric Lab Inc Digital adaptive equalizer system
US4243959A (en) * 1979-06-21 1981-01-06 Bell Telephone Laboratories, Incorporated Adaptive filter with tap coefficient leakage
IT1212993B (it) * 1983-08-11 1989-12-07 Sip Equalizzatore adattivo per segnali numerici soggetti a distorsioni variabili nel tempo
DE3852395T2 (de) * 1988-10-17 1995-05-24 Ibm Adaptiver Entzerrer für Aufzeichnungssysteme unter Verwendung von Partial-Response-Signalisierung.
US5134475A (en) * 1990-12-11 1992-07-28 At&T Bell Laboratories Adaptive leak hdtv encoder

Also Published As

Publication number Publication date
US5307375A (en) 1994-04-26
EP0598347B1 (de) 2001-08-22
DE69330632T2 (de) 2002-07-04
EP0598347A2 (de) 1994-05-25
EP0598347A3 (de) 1995-10-11
JPH06216714A (ja) 1994-08-05
TW241424B (de) 1995-02-21
KR940013218A (ko) 1994-06-25
CA2102328A1 (en) 1994-05-20
KR100284238B1 (ko) 2001-03-02
CA2102328C (en) 2002-10-15

Similar Documents

Publication Publication Date Title
FI955808A0 (fi) Akustinen suodatin
DE69325420T2 (de) Speichern von Bäumen in durchsteuerbarer Form
DE69308673D1 (de) Lösung zur Verwendung bei der Transplantation von Organen
DE69429551D1 (de) Netzfilter
DE69425073D1 (de) Sprechende puppe
DE69330632D1 (de) Zweistufiger Akkumulator zur Anwendung bei der Aktualisierung von Koeffizienten
DE69308410D1 (de) Filter
DE59303475D1 (de) Stimmprothese
DE69415202T2 (de) Piezoelektrisches Filter
DE69330763T2 (de) Membranstempel
DE69400999T2 (de) Filter
DE59405252D1 (de) Radaufhängung
DE9316472U1 (de) Adapter zur Erweiterung von ISDN-Telefonen
FI962317A (fi) Suodatin
DE59400853D1 (de) Akkumulator
FI1065U1 (fi) Filter
DE9309655U1 (de) Hilfsgerät zur Verwendung bei der Dakryorhinostomie
KR930026332U (ko) 기타용 카포
KR950012721U (ko) 캐버티 여파기(cavity filter)
SE9201078D0 (sv) Shuntventil
KR950010562U (ko) 이식구
SE9301295D0 (sv) Filter
SE9300860D0 (sv) Filter
SE9300719D0 (sv) Filter
SE9300499D0 (sv) Filter

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee