DE69222709D1 - Synchronisationseinrichtung für verdoppelten Speicher - Google Patents

Synchronisationseinrichtung für verdoppelten Speicher

Info

Publication number
DE69222709D1
DE69222709D1 DE69222709T DE69222709T DE69222709D1 DE 69222709 D1 DE69222709 D1 DE 69222709D1 DE 69222709 T DE69222709 T DE 69222709T DE 69222709 T DE69222709 T DE 69222709T DE 69222709 D1 DE69222709 D1 DE 69222709D1
Authority
DE
Germany
Prior art keywords
memory
module
contents
active
queue
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69222709T
Other languages
English (en)
Other versions
DE69222709T2 (de
Inventor
Mark Allen Pashan
Ronald Anthony Spanke
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
AT&T Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AT&T Corp filed Critical AT&T Corp
Publication of DE69222709D1 publication Critical patent/DE69222709D1/de
Application granted granted Critical
Publication of DE69222709T2 publication Critical patent/DE69222709T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Dram (AREA)
  • Hardware Redundancy (AREA)
  • Debugging And Monitoring (AREA)
  • Communication Control (AREA)
DE69222709T 1991-08-02 1992-07-23 Synchronisationseinrichtung für verdoppelten Speicher Expired - Fee Related DE69222709T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/739,928 US5278969A (en) 1991-08-02 1991-08-02 Queue-length monitoring arrangement for detecting consistency between duplicate memories

Publications (2)

Publication Number Publication Date
DE69222709D1 true DE69222709D1 (de) 1997-11-20
DE69222709T2 DE69222709T2 (de) 1998-02-12

Family

ID=24974358

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69222709T Expired - Fee Related DE69222709T2 (de) 1991-08-02 1992-07-23 Synchronisationseinrichtung für verdoppelten Speicher

Country Status (10)

Country Link
US (1) US5278969A (de)
EP (1) EP0526105B1 (de)
JP (1) JP3004477B2 (de)
KR (1) KR100306344B1 (de)
AT (1) ATE159362T1 (de)
AU (1) AU640876B2 (de)
CA (1) CA2068936C (de)
DE (1) DE69222709T2 (de)
ES (1) ES2108731T3 (de)
SG (1) SG54099A1 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5649097A (en) * 1991-10-25 1997-07-15 International Business Machines Corporation Synchronizing a prediction RAM
US6496940B1 (en) * 1992-12-17 2002-12-17 Compaq Computer Corporation Multiple processor system with standby sparing
US5742831A (en) * 1994-06-30 1998-04-21 Intel Corporation Methods and apparatus for maintaining cache coherency during copendency of load and store operations
US5541912A (en) * 1994-10-04 1996-07-30 At&T Corp. Dynamic queue length thresholds in a shared memory ATM switch
US5521916A (en) * 1994-12-02 1996-05-28 At&T Corp. Implementation of selective pushout for space priorities in a shared memory asynchronous transfer mode switch
EP0742677A3 (de) * 1995-05-08 1999-09-15 Fujitsu Limited Kopfübersetzungsverfahren
JP2809154B2 (ja) * 1995-09-29 1998-10-08 日本電気株式会社 出力バッファ型スイッチの位相合わせ制御回路
US5870537A (en) * 1996-03-13 1999-02-09 International Business Machines Corporation Concurrent switch to shadowed device for storage controller and device errors
US5991861A (en) * 1996-03-15 1999-11-23 Adaptec, Inc. Method of enabling and disabling a data function in an integrated circuit
US5867732A (en) * 1996-03-15 1999-02-02 Adaptec, Inc. Hardware method for verifying that an area of memory has only zero values
US5881250A (en) * 1996-03-15 1999-03-09 Adaptec, Inc. Host adapter system including an integrated PCI buffer controller and XOR function circuit
US5938749A (en) * 1996-06-03 1999-08-17 Whittaker Communications Inc. Queue measurement apparatus and methodology
US5872938A (en) * 1996-06-28 1999-02-16 International Business Machines Corp. Service priority queue implemented with ordered sub-queues and sub-queue pointers pointing to last entries in respective sub-queues
JP2901578B2 (ja) * 1997-06-27 1999-06-07 日本電気株式会社 Ａｔｍリンク切換方式
DE19748006A1 (de) * 1997-10-30 1999-05-06 Siemens Ag Verfahren zur redundanten Übertragung von ATM-Zellen
US6091731A (en) * 1998-03-30 2000-07-18 Lucent Technologies Inc. Duplication in asychronous transfer mode (ATM) network fabrics
DE69927223T2 (de) * 1998-09-08 2006-07-13 Fujitsu Services Ltd. Ausfallsicherheit eines Mehrrechnersystems
US6427213B1 (en) * 1998-11-16 2002-07-30 Lucent Technologies Inc. Apparatus, method and system for file synchronization for a fault tolerate network
JP2000307604A (ja) * 1999-04-23 2000-11-02 Nec Commun Syst Ltd Ａｔｍリンク切り換えシステム
US6914878B1 (en) 2000-10-16 2005-07-05 Telefonaktiebolaget Lm Ericsson (Publ) Fault detection in multi-plane switch
US6894970B1 (en) * 2000-10-31 2005-05-17 Chiaro Networks, Ltd. Router switch fabric protection using forward error correction
US6882645B2 (en) * 2001-03-13 2005-04-19 Sun Microsystems, Inc. Apparatus and method for sequencing memory operations in an asynchronous switch fabric
US10476803B2 (en) 2017-12-18 2019-11-12 Mellanox Technologies, Ltd. Elephant flow detection in network access
US10462060B2 (en) 2018-02-14 2019-10-29 Mellanox Technologies, Ltd. Ability to detect unlimited elephant flows

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3864670A (en) * 1970-09-30 1975-02-04 Yokogawa Electric Works Ltd Dual computer system with signal exchange system
US3810119A (en) * 1971-05-04 1974-05-07 Us Navy Processor synchronization scheme
JPS5331562A (en) * 1976-09-07 1978-03-24 Toyota Motor Co Ltd Fillet rolling machine inspecting mechanism
US4577274A (en) * 1983-07-11 1986-03-18 At&T Bell Laboratories Demand paging scheme for a multi-ATB shared memory processing system
US4736339A (en) * 1985-12-16 1988-04-05 Gte Communication Systems Corporation Circuit for simplex I/O terminal control by duplex processors
US4866661A (en) * 1986-03-26 1989-09-12 Prins Maurits L De Computer controlled rental and sale system and method for a supermarket and the like
US4916704A (en) * 1987-09-04 1990-04-10 Digital Equipment Corporation Interface of non-fault tolerant components to fault tolerant system
DE3854026D1 (de) * 1987-09-04 1995-07-27 Digital Equipment Corp Fehlertolerantes Rechnersystem mit Fehler-Eingrenzung.
JPH0792764B2 (ja) * 1988-05-25 1995-10-09 日本電気株式会社 マイクロプロセッサ
US5097409A (en) * 1988-06-30 1992-03-17 Wang Laboratories, Inc. Multi-processor system with cache memories
US4930106A (en) * 1988-08-29 1990-05-29 Unisys Corporation Dual cache RAM for rapid invalidation
US5072440A (en) * 1989-03-01 1991-12-10 Fujitsu Limited Self-routing switching system having dual self-routing switch module network structure
US5136704A (en) * 1989-06-28 1992-08-04 Motorola, Inc. Redundant microprocessor control system using locks and keys
DE69028821D1 (de) * 1989-08-01 1996-11-14 Digital Equipment Corp Massenspeicherübertragung während der Neusynchronisierung
GB2236035B (en) * 1989-09-15 1993-11-17 Plessey Co Plc An asynchronous time division multiplex switching system
US5126889A (en) * 1989-11-22 1992-06-30 At&T Bell Laboratories Technique for information protection on fault-tolerant redundant information storage devices
US5157663A (en) * 1990-09-24 1992-10-20 Novell, Inc. Fault tolerant computer system

Also Published As

Publication number Publication date
JP3004477B2 (ja) 2000-01-31
KR100306344B1 (ko) 2001-11-30
AU640876B2 (en) 1993-09-02
CA2068936A1 (en) 1993-02-03
KR930004881A (ko) 1993-03-23
EP0526105A3 (en) 1993-09-29
ATE159362T1 (de) 1997-11-15
CA2068936C (en) 1997-02-04
DE69222709T2 (de) 1998-02-12
EP0526105A2 (de) 1993-02-03
EP0526105B1 (de) 1997-10-15
AU2044492A (en) 1993-02-04
ES2108731T3 (es) 1998-01-01
SG54099A1 (en) 1998-11-16
JPH07143126A (ja) 1995-06-02
US5278969A (en) 1994-01-11

Similar Documents

Publication Publication Date Title
DE69222709D1 (de) Synchronisationseinrichtung für verdoppelten Speicher
JPS6419438A (en) Hot stand-by memory copy system
GB9101475D0 (en) Memory architecture using page mode writes and single level write buffering
CA2063756A1 (en) Data projection system
EP0745968A3 (de) Steuergerät für ein Anzeigesystem
NO891909D0 (no) Implantat for brytningskorreksjon i et oeyes forkammer.
CA2056235A1 (en) On-line restoration of redundancy information in a redundant array system
FR2726171B1 (fr) Dispositif de vis de liaison rehabitable pour articulation osseuse, destine notamment a la stabilisation d'au moins deux vertebres
AU2889295A (en) Method and system for automatic compensation of line delay in a clock distribution system
BR0016316A (pt) Cristal
CA2141268A1 (en) High-Speed Synchronization Communication Control Mechanism for Multi-Processor System
WO1997029476A1 (fr) Generateur d'adresse, affichage d'image, et procedes correspondants
MY105577A (en) Inset picture centering in a pix-in-pix-system
EP0525986A3 (en) Apparatus for fast copying between frame buffers in a double buffered output display system
WO1997007455A3 (en) Data storage apparatus
EP0323123A3 (de) Speichersteuersystem in einem Rechnersystem
DE68923708D1 (de) Regelsystem für einen motor.
AU1487392A (en) Double buffer type elastic store comprising a pair of data memory blocks
JPH0486043A (ja) Ａｔｍスイッチの冗長切替方式
GB2274041A (en) Buffer Resynchronisation in a variable transmission rate coder
FR2672700B1 (fr) Module de vision nocturne pour systeme d'observation et de visee.
KR960018942A (ko) 비디오 데이터의 압축/복원회로
KR940016094A (ko) 동화상 확대 복원회로
JP2752697B2 (ja) 回線制御装置
JPS5423346A (en) Integrated fault display unit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee