DE69213413T2 - Zwischenprozessor-Kommunikationsystem und Verfahren für Mehrprozessorschaltkreis - Google Patents

Zwischenprozessor-Kommunikationsystem und Verfahren für Mehrprozessorschaltkreis

Info

Publication number
DE69213413T2
DE69213413T2 DE69213413T DE69213413T DE69213413T2 DE 69213413 T2 DE69213413 T2 DE 69213413T2 DE 69213413 T DE69213413 T DE 69213413T DE 69213413 T DE69213413 T DE 69213413T DE 69213413 T2 DE69213413 T2 DE 69213413T2
Authority
DE
Germany
Prior art keywords
processor
data
register
address
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69213413T
Other languages
German (de)
English (en)
Other versions
DE69213413D1 (de
Inventor
John Joseph Reilly
Sebastian Theodore Ventrone
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE69213413D1 publication Critical patent/DE69213413D1/de
Publication of DE69213413T2 publication Critical patent/DE69213413T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
DE69213413T 1991-12-12 1992-11-19 Zwischenprozessor-Kommunikationsystem und Verfahren für Mehrprozessorschaltkreis Expired - Fee Related DE69213413T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US80657691A 1991-12-12 1991-12-12

Publications (2)

Publication Number Publication Date
DE69213413D1 DE69213413D1 (de) 1996-10-10
DE69213413T2 true DE69213413T2 (de) 1997-03-13

Family

ID=25194349

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69213413T Expired - Fee Related DE69213413T2 (de) 1991-12-12 1992-11-19 Zwischenprozessor-Kommunikationsystem und Verfahren für Mehrprozessorschaltkreis

Country Status (5)

Country Link
US (1) US5440689A (enExample)
EP (1) EP0546354B1 (enExample)
JP (1) JPH05233560A (enExample)
CA (1) CA2078913A1 (enExample)
DE (1) DE69213413T2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0926945A (ja) * 1995-07-10 1997-01-28 Toshiba Corp 情報処理装置
DE69626632T2 (de) * 1996-06-19 2003-09-11 Motorola, Inc. Digitaler Signalprozessor und Verfahren zur Schnittstellenbildung eines digitalen Signalprozessors
US5832222A (en) * 1996-06-19 1998-11-03 Ncr Corporation Apparatus for providing a single image of an I/O subsystem in a geographically dispersed computer system
US7093260B1 (en) * 2000-05-04 2006-08-15 International Business Machines Corporation Method, system, and program for saving a state of a task and executing the task by a processor in a multiprocessor system
US7594094B2 (en) 2006-05-19 2009-09-22 International Business Machines Corporation Move data facility with optional specifications
US8006069B2 (en) 2006-10-05 2011-08-23 Synopsys, Inc. Inter-processor communication method
US20100325389A1 (en) * 2008-04-04 2010-12-23 Moore Charles H Microprocessor communications system

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4355355A (en) * 1980-03-19 1982-10-19 International Business Machines Corp. Address generating mechanism for multiple virtual spaces
US4622632A (en) * 1982-08-18 1986-11-11 Board Of Regents, University Of Washington Data processing system having a pyramidal array of processors
US4901230A (en) * 1983-04-25 1990-02-13 Cray Research, Inc. Computer vector multiprocessing control with multiple access memory and priority conflict resolution method
US4636942A (en) * 1983-04-25 1987-01-13 Cray Research, Inc. Computer vector multiprocessing control
US4661900A (en) * 1983-04-25 1987-04-28 Cray Research, Inc. Flexible chaining in vector processor with selective use of vector registers as operand and result registers
GB8401805D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Data processing apparatus
US4870566A (en) * 1984-08-27 1989-09-26 International Business Machines Corp. Scannerless message concentrator and communications multiplexer
US4684941A (en) * 1984-12-21 1987-08-04 Motorola, Inc. Method of communications between register-modelled radio devices
CA1233260A (en) * 1985-03-13 1988-02-23 Chuck H. Ngai High performance parallel vector processor having a modified vector register/element processor configuration
US4754398A (en) * 1985-06-28 1988-06-28 Cray Research, Inc. System for multiprocessor communication using local and common semaphore and information registers
US4907070A (en) * 1985-10-17 1990-03-06 Ampex Corporation Time base corrector with memory mapped system control
US4843540A (en) * 1986-09-02 1989-06-27 The Trustees Of Columbia University In The City Of New York Parallel processing method
US4853849A (en) * 1986-12-17 1989-08-01 Intel Corporation Multi-tasking register set mapping system which changes a register set pointer block bit during access instruction
US5201039A (en) * 1987-09-30 1993-04-06 Mitsubishi Denki Kabushiki Kaisha Multiple address-space data processor with addressable register and context switching
JPH0786866B2 (ja) * 1987-10-08 1995-09-20 富士通株式会社 マルチプロセッサ装置
JPH01261707A (ja) * 1988-04-13 1989-10-18 Yaskawa Electric Mfg Co Ltd プログラマブルコントローラの通信方法
JP2679165B2 (ja) * 1988-10-27 1997-11-19 ソニー株式会社 ディジタルテープレコーダ
US5123094A (en) * 1990-01-26 1992-06-16 Apple Computer, Inc. Interprocessor communications includes second CPU designating memory locations assigned to first CPU and writing their addresses into registers
US5287503A (en) * 1991-09-27 1994-02-15 Sun Microsystems, Inc. System having control registers coupled to a bus whereby addresses on the bus select a control register and a function to be performed on the control register

Also Published As

Publication number Publication date
JPH05233560A (ja) 1993-09-10
EP0546354B1 (en) 1996-09-04
EP0546354A2 (en) 1993-06-16
CA2078913A1 (en) 1993-06-13
EP0546354A3 (enExample) 1994-08-31
US5440689A (en) 1995-08-08
DE69213413D1 (de) 1996-10-10

Similar Documents

Publication Publication Date Title
DE3685876T2 (de) Meister-sklave-mikroprozessorsystem mit einem virtuellen speicher.
DE68929317T2 (de) Modulare Kreuzschienen zwischen Verbindungen in einem digitalen Rechner
DE2856483C2 (enExample)
DE68927798T2 (de) Prozessor für ein numerisches Signal
DE3854594T2 (de) Programmierbare Steuerung mit parallelen Prozessoren.
DE3687724T2 (de) Digitalprozessorsteuerung.
DE3689394T2 (de) Informationsverarbeitungsanlage mit einem Allzweckprozessor und einem Sonderzweckprozessor.
DE2522748C2 (de) Peripheriekopplungsadapter zur Steuerung der Informationsübertragung zwischen einer Datensammelleitung eines Zentralprozessors und daran angeschlossenen peripheren Einheiten
DE2224537C2 (de) Einrichtung und Verfahren zur Instruktionsauswahl in einem Fließbandprozessor
DE2350884C2 (de) Adreßumsetzungseinheit
DE3783370T2 (de) Schaltung zur blockierungsverhinderung von hochprioritaetsanforderungen an eine systemsteuerung.
DE69114961T2 (de) Vorrichtung für Zusammenschaltungskanäle.
DE3851554T2 (de) Steuerungsanordnung für gemeinschaftlichen Speicher.
DE2953861C2 (enExample)
DE2750721A1 (de) Ein/ausgabe-system
DE2755371A1 (de) Ein/ausgabe-verarbeitungssystem
DE2635592A1 (de) Multiprozessor-abrufsystem
CH656728A5 (de) Schnittstellenschaltungsanordnung zur verbindung eines prozessors mit einem nachrichtenkanal.
DE68927795T2 (de) Übertragungssystem mit einem gemeinsamen Speicher
DE2718551C3 (de) Adressenumsetzer
DE68927202T2 (de) Paralleler Prozessor
DE69119149T2 (de) Struktur zur direkten Speicher-zu-Speicher-Übertragung
DE2218630C3 (de) Schaltungsanordnung zur Steuerung von Unterbrechungssignalen in Datenverarbeitungsanlagen
DE69213413T2 (de) Zwischenprozessor-Kommunikationsystem und Verfahren für Mehrprozessorschaltkreis
DE69032511T2 (de) Multiprozessor-Steuereinrichtung mit gemeinsamem Steuerungsspeicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee