DE69131761D1 - Datenverarbeitung zur Kohärenzaufrechterhaltung von Cache-Speicherdaten - Google Patents

Datenverarbeitung zur Kohärenzaufrechterhaltung von Cache-Speicherdaten

Info

Publication number
DE69131761D1
DE69131761D1 DE69131761T DE69131761T DE69131761D1 DE 69131761 D1 DE69131761 D1 DE 69131761D1 DE 69131761 T DE69131761 T DE 69131761T DE 69131761 T DE69131761 T DE 69131761T DE 69131761 D1 DE69131761 D1 DE 69131761D1
Authority
DE
Germany
Prior art keywords
coherence
data
maintain cache
data processing
cache data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69131761T
Other languages
English (en)
Other versions
DE69131761T2 (de
Inventor
Toshiaki Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of DE69131761D1 publication Critical patent/DE69131761D1/de
Publication of DE69131761T2 publication Critical patent/DE69131761T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0835—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means for main memory peripheral accesses (e.g. I/O or DMA)

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE69131761T 1990-08-08 1991-08-05 Datenverarbeitung zur Kohärenzaufrechterhaltung von Cache-Speicherdaten Expired - Fee Related DE69131761T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2209663A JP2708943B2 (ja) 1990-08-08 1990-08-08 キャッシュメモリ制御装置

Publications (2)

Publication Number Publication Date
DE69131761D1 true DE69131761D1 (de) 1999-12-09
DE69131761T2 DE69131761T2 (de) 2000-06-08

Family

ID=16576545

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69131761T Expired - Fee Related DE69131761T2 (de) 1990-08-08 1991-08-05 Datenverarbeitung zur Kohärenzaufrechterhaltung von Cache-Speicherdaten

Country Status (5)

Country Link
US (1) US5623629A (de)
EP (1) EP0470561B1 (de)
JP (1) JP2708943B2 (de)
CA (1) CA2048473C (de)
DE (1) DE69131761T2 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0533373A3 (en) * 1991-09-18 1993-04-21 Ncr International Inc. Computer system having cache memory
US5724549A (en) * 1992-04-06 1998-03-03 Cyrix Corporation Cache coherency without bus master arbitration signals
US5809532A (en) * 1993-12-06 1998-09-15 Motorola Inc. Data processor with cache and method of operation
US5900020A (en) * 1996-06-27 1999-05-04 Sequent Computer Systems, Inc. Method and apparatus for maintaining an order of write operations by processors in a multiprocessor computer to maintain memory consistency
US5809514A (en) * 1997-02-26 1998-09-15 Texas Instruments Incorporated Microprocessor burst mode data transfer ordering circuitry and method
US6952741B1 (en) * 1999-06-30 2005-10-04 Computer Sciences Corporation System and method for synchronizing copies of data in a computer system
US7693844B1 (en) 1999-10-29 2010-04-06 Computer Sciences Corporation Configuring processing relationships among entities of an organization
US6493809B1 (en) 2000-01-28 2002-12-10 International Business Machines Corporation Maintaining order of write operations in a multiprocessor for memory consistency
US7143246B2 (en) * 2004-01-16 2006-11-28 International Business Machines Corporation Method for supporting improved burst transfers on a coherent bus
JP4376692B2 (ja) * 2004-04-30 2009-12-02 富士通株式会社 情報処理装置、プロセッサ、プロセッサの制御方法、情報処理装置の制御方法、キャッシュメモリ
WO2007096980A1 (ja) * 2006-02-24 2007-08-30 Fujitsu Limited 記録制御装置および記録制御方法
US8806138B1 (en) * 2007-02-20 2014-08-12 Pixar Dynamic dependencies and parameterizations for execution and caching
US10740105B2 (en) * 2014-04-04 2020-08-11 Texas Instruments Incorporated Processor subroutine cache
US10025531B2 (en) 2015-09-10 2018-07-17 HoneycombData Inc. Reducing read command latency in storage devices

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4755930A (en) * 1985-06-27 1988-07-05 Encore Computer Corporation Hierarchical cache memory system and method
US4802085A (en) * 1987-01-22 1989-01-31 National Semiconductor Corporation Apparatus and method for detecting and handling memory-mapped I/O by a pipelined microprocessor
US5136691A (en) * 1988-01-20 1992-08-04 Advanced Micro Devices, Inc. Methods and apparatus for caching interlock variables in an integrated cache memory
US5150469A (en) * 1988-12-12 1992-09-22 Digital Equipment Corporation System and method for processor pipeline control by selective signal deassertion
US5214767A (en) * 1989-02-07 1993-05-25 Compaq Computer Corp. Full address and odd boundary direct memory access controller which determines address size by counting the input address bytes
US5072369A (en) * 1989-04-07 1991-12-10 Tektronix, Inc. Interface between buses attached with cached modules providing address space mapped cache coherent memory access with SNOOP hit memory updates
US5067078A (en) * 1989-04-17 1991-11-19 Motorola, Inc. Cache which provides status information
US5136700A (en) * 1989-12-22 1992-08-04 Digital Equipment Corporation Apparatus and method for reducing interference in two-level cache memories
US5195089A (en) * 1990-12-31 1993-03-16 Sun Microsystems, Inc. Apparatus and method for a synchronous, high speed, packet-switched bus

Also Published As

Publication number Publication date
DE69131761T2 (de) 2000-06-08
EP0470561A3 (en) 1992-06-10
CA2048473C (en) 1998-05-05
EP0470561A2 (de) 1992-02-12
US5623629A (en) 1997-04-22
EP0470561B1 (de) 1999-11-03
JP2708943B2 (ja) 1998-02-04
CA2048473A1 (en) 1992-02-09
JPH04135257A (ja) 1992-05-08

Similar Documents

Publication Publication Date Title
DE69027253D1 (de) Multiprozessor-Cachespeichersystem
DE69130382D1 (de) Zeichenverarbeitungsverfahren
DE69033042T2 (de) Datenverarbeitung
DE69115961T2 (de) Bilddatenverarbeitung
DE69031967T2 (de) Informationsverarbeitungsanordnung
DE69132186T2 (de) Cache-Speicherverwaltungsanordnung
DE69130580T2 (de) Cache-Speicheranordnung
DE69224571T2 (de) Mehrprozessorrechnersystem
DE69128060T2 (de) Bilddatenverarbeitung
DE69032259T2 (de) Paralleldatenverarbeitungsanlage
DE69129975T2 (de) Rechnergraphiksystem
DE69131761D1 (de) Datenverarbeitung zur Kohärenzaufrechterhaltung von Cache-Speicherdaten
DE69129536D1 (de) Objektbasiertes rechnersystem
DK0438038T3 (da) Grafikprocessor
DE69133025D1 (de) Multiprozessorsystem
DE69130857D1 (de) Paralleler Prozessor
MX161700A (es) Mejoras en procesador asociativo
DE69131338T2 (de) Cache-Speicheranordnung
DE68926850T2 (de) Datenverarbeitungsanordnung
DE59001804D1 (de) Kassette zur aufbewahrung von gegenstaenden.
GB2080989B (en) Improvements in or relating to data processing systems including cache stores
DE68921869T2 (de) Ein-/Ausgabebuscachespeicherung.
DE69129670T2 (de) Datenverarbeitungssystem
KR910015326U (ko) 볼 펜
KR900012211U (ko) 모피 재단용 칼

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee