DE69130858T2 - Überlappende Serienverarbeitung - Google Patents
Überlappende SerienverarbeitungInfo
- Publication number
- DE69130858T2 DE69130858T2 DE69130858T DE69130858T DE69130858T2 DE 69130858 T2 DE69130858 T2 DE 69130858T2 DE 69130858 T DE69130858 T DE 69130858T DE 69130858 T DE69130858 T DE 69130858T DE 69130858 T2 DE69130858 T2 DE 69130858T2
- Authority
- DE
- Germany
- Prior art keywords
- serialization
- instruction
- decoding
- data
- instructions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012545 processing Methods 0.000 title claims description 37
- 230000015654 memory Effects 0.000 claims description 58
- 238000012544 monitoring process Methods 0.000 claims description 34
- 238000000034 method Methods 0.000 claims description 24
- 230000008569 process Effects 0.000 claims description 16
- 238000011084 recovery Methods 0.000 claims description 15
- 238000013507 mapping Methods 0.000 claims description 8
- 230000004044 response Effects 0.000 claims description 7
- 230000006870 function Effects 0.000 claims description 4
- 230000002401 inhibitory effect Effects 0.000 claims description 3
- 230000003213 activating effect Effects 0.000 claims 1
- 238000012163 sequencing technique Methods 0.000 claims 1
- 239000000872 buffer Substances 0.000 description 48
- 230000007246 mechanism Effects 0.000 description 34
- 230000009471 action Effects 0.000 description 8
- 238000013461 design Methods 0.000 description 8
- 230000003139 buffering effect Effects 0.000 description 4
- 230000008859 change Effects 0.000 description 4
- 238000012546 transfer Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- 230000000717 retained effect Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 230000032683 aging Effects 0.000 description 1
- 230000008094 contradictory effect Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000007781 pre-processing Methods 0.000 description 1
- 230000002250 progressing effect Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- 230000003245 working effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Hardware Redundancy (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US07/641,987 US5257354A (en) | 1991-01-16 | 1991-01-16 | System for monitoring and undoing execution of instructions beyond a serialization point upon occurrence of in-correct results |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69130858D1 DE69130858D1 (de) | 1999-03-18 |
| DE69130858T2 true DE69130858T2 (de) | 1999-10-07 |
Family
ID=24574686
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69130858T Expired - Fee Related DE69130858T2 (de) | 1991-01-16 | 1991-11-06 | Überlappende Serienverarbeitung |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US5257354A (fr) |
| EP (1) | EP0495165B1 (fr) |
| JP (1) | JPH0785222B2 (fr) |
| BR (1) | BR9200054A (fr) |
| CA (1) | CA2056715A1 (fr) |
| DE (1) | DE69130858T2 (fr) |
Families Citing this family (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5630157A (en) * | 1991-06-13 | 1997-05-13 | International Business Machines Corporation | Computer organization for multiple and out-of-order execution of condition code testing and setting instructions |
| EP0529303A3 (en) * | 1991-08-29 | 1993-09-22 | International Business Machines Corporation | Checkpoint synchronization with instruction overlap enabled |
| JPH06168263A (ja) * | 1992-11-30 | 1994-06-14 | Fujitsu Ltd | ベクトル処理装置 |
| US5488706A (en) * | 1992-12-18 | 1996-01-30 | Amdahl Corporation | Retry request system in a pipeline data processing system where each requesting unit preserves the order of requests |
| US6032244A (en) * | 1993-01-04 | 2000-02-29 | Cornell Research Foundation, Inc. | Multiple issue static speculative instruction scheduling with path tag and precise interrupt handling |
| CA2123442A1 (fr) * | 1993-09-20 | 1995-03-21 | David S. Ray | Repartiteur a unites d'execution multiples sensible aux instructions |
| JP3452655B2 (ja) * | 1993-09-27 | 2003-09-29 | 株式会社日立製作所 | ディジタル信号処理プロセッサおよびそれを用いて命令を実行する方法 |
| TW353732B (en) * | 1994-03-31 | 1999-03-01 | Ibm | Processing system and method of operation |
| US5465336A (en) * | 1994-06-30 | 1995-11-07 | International Business Machines Corporation | Fetch and store buffer that enables out-of-order execution of memory instructions in a data processing system |
| CN1046167C (zh) * | 1994-07-21 | 1999-11-03 | 张立平 | 稳定计算机系统输出状态的抗干扰方法 |
| US5691920A (en) * | 1995-10-02 | 1997-11-25 | International Business Machines Corporation | Method and system for performance monitoring of dispatch unit efficiency in a processing system |
| US5751945A (en) * | 1995-10-02 | 1998-05-12 | International Business Machines Corporation | Method and system for performance monitoring stalls to identify pipeline bottlenecks and stalls in a processing system |
| US5797019A (en) * | 1995-10-02 | 1998-08-18 | International Business Machines Corporation | Method and system for performance monitoring time lengths of disabled interrupts in a processing system |
| US5748855A (en) * | 1995-10-02 | 1998-05-05 | Iinternational Business Machines Corporation | Method and system for performance monitoring of misaligned memory accesses in a processing system |
| US5729726A (en) * | 1995-10-02 | 1998-03-17 | International Business Machines Corporation | Method and system for performance monitoring efficiency of branch unit operation in a processing system |
| US5752062A (en) * | 1995-10-02 | 1998-05-12 | International Business Machines Corporation | Method and system for performance monitoring through monitoring an order of processor events during execution in a processing system |
| US5949971A (en) * | 1995-10-02 | 1999-09-07 | International Business Machines Corporation | Method and system for performance monitoring through identification of frequency and length of time of execution of serialization instructions in a processing system |
| US6088792A (en) * | 1998-04-30 | 2000-07-11 | International Business Machines Corporation | Avoiding processor serialization after an S/390 SPKA instruction |
| US6088791A (en) * | 1998-04-30 | 2000-07-11 | International Business Machines Corporation | Computer processor system for implementing the ESA/390 STOSM and STNSM instructions without serialization or artificially extending processor execution time |
| US6618851B1 (en) * | 1999-08-31 | 2003-09-09 | Autodesk, Inc. | Method and apparatus for state-reversion |
| US6920532B2 (en) * | 2002-11-05 | 2005-07-19 | Newisys, Inc. | Cache coherence directory eviction mechanisms for modified copies of memory lines in multiprocessor systems |
| US6934814B2 (en) * | 2002-11-05 | 2005-08-23 | Newisys, Inc. | Cache coherence directory eviction mechanisms in multiprocessor systems which maintain transaction ordering |
| US6925536B2 (en) * | 2002-11-05 | 2005-08-02 | Newisys, Inc. | Cache coherence directory eviction mechanisms for unmodified copies of memory lines in multiprocessor systems |
| US20050210204A1 (en) * | 2003-01-27 | 2005-09-22 | Fujitsu Limited | Memory control device, data cache control device, central processing device, storage device control method, data cache control method, and cache control method |
| JP4180569B2 (ja) * | 2003-01-27 | 2008-11-12 | 富士通株式会社 | 記憶制御装置、データキャッシュ制御装置、中央処理装置、記憶装置制御方法、データキャッシュ制御方法およびキャッシュ制御方法 |
| US8751753B1 (en) | 2003-04-09 | 2014-06-10 | Guillermo J. Rozas | Coherence de-coupling buffer |
| US20130046961A1 (en) * | 2011-08-15 | 2013-02-21 | Alexander Rabinovitch | Speculative memory write in a pipelined processor |
| CN103728897B (zh) * | 2012-10-12 | 2016-12-21 | 深圳市金正方科技股份有限公司 | 一种基于软硬件结合的抗干扰方法及系统 |
| US9134377B2 (en) * | 2013-03-14 | 2015-09-15 | Teradyne, Inc. | Method and apparatus for device testing using multiple processing paths |
| US10139449B2 (en) | 2016-01-26 | 2018-11-27 | Teradyne, Inc. | Automatic test system with focused test hardware |
| US10907426B2 (en) | 2018-10-15 | 2021-02-02 | H. Udo Zeidler | Apparatus and method for early kick detection and loss of drilling mud in oilwell drilling operations |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3736566A (en) * | 1971-08-18 | 1973-05-29 | Ibm | Central processing unit with hardware controlled checkpoint and retry facilities |
| EP0150177A1 (fr) * | 1983-07-11 | 1985-08-07 | Prime Computer, Inc. | Systeme de traitement de donnees |
| JPH0769818B2 (ja) * | 1984-10-31 | 1995-07-31 | 株式会社日立製作所 | デ−タ処理装置 |
| JPH06103494B2 (ja) * | 1986-11-18 | 1994-12-14 | 株式会社日立製作所 | ベクトル処理装置の制御方式 |
| US4991090A (en) * | 1987-05-18 | 1991-02-05 | International Business Machines Corporation | Posting out-of-sequence fetches |
| US4901233A (en) * | 1987-07-20 | 1990-02-13 | International Business Machines Corporation | Computer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveries |
| US5136696A (en) * | 1988-06-27 | 1992-08-04 | Prime Computer, Inc. | High-performance pipelined central processor for predicting the occurrence of executing single-cycle instructions and multicycle instructions |
| US5119483A (en) * | 1988-07-20 | 1992-06-02 | Digital Equipment Corporation | Application of state silos for recovery from memory management exceptions |
| US5142634A (en) * | 1989-02-03 | 1992-08-25 | Digital Equipment Corporation | Branch prediction |
-
1991
- 1991-01-16 US US07/641,987 patent/US5257354A/en not_active Expired - Fee Related
- 1991-11-06 EP EP91118905A patent/EP0495165B1/fr not_active Expired - Lifetime
- 1991-11-06 DE DE69130858T patent/DE69130858T2/de not_active Expired - Fee Related
- 1991-11-29 CA CA002056715A patent/CA2056715A1/fr not_active Abandoned
- 1991-12-03 JP JP3318815A patent/JPH0785222B2/ja not_active Expired - Lifetime
-
1992
- 1992-01-10 BR BR929200054A patent/BR9200054A/pt not_active Application Discontinuation
Also Published As
| Publication number | Publication date |
|---|---|
| US5257354A (en) | 1993-10-26 |
| BR9200054A (pt) | 1992-09-08 |
| JPH05303492A (ja) | 1993-11-16 |
| EP0495165A2 (fr) | 1992-07-22 |
| CA2056715A1 (fr) | 1992-07-17 |
| EP0495165B1 (fr) | 1999-02-03 |
| JPH0785222B2 (ja) | 1995-09-13 |
| EP0495165A3 (fr) | 1992-08-12 |
| DE69130858D1 (de) | 1999-03-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69130858T2 (de) | Überlappende Serienverarbeitung | |
| DE69534148T2 (de) | Rechnersystem zur Ausführung von Verzweigungsbefehlen | |
| DE69308548T2 (de) | Vorrichtung und verfahren zum befehlsabschluss in einem superskalaren prozessor. | |
| DE69332663T2 (de) | Datenprozessor mit einem Cachespeicher | |
| DE69721961T2 (de) | Mikroprozessor mit einem Nachschreibcachespeicher | |
| DE3853529T2 (de) | Dynamische Mehrbefehle-Mehrdaten-Mehrpipeline-Gleitpunkteinheit. | |
| DE69329778T2 (de) | System und verfahren zur handhabung von laden und/oder speichern in einem superskalar mikroprozessor | |
| DE60036016T2 (de) | Schnell multithreading für eng gekoppelte multiprozessoren | |
| DE112005002305B4 (de) | Thread-Livelock-Einheit | |
| DE69133302T2 (de) | Registerabbildung in einem einzigen Taktzyklus | |
| DE3751426T2 (de) | Busschnittstellenschaltung für digitalen Datenprozessor. | |
| DE69434728T2 (de) | Synchronisationssystem und verfahren in einem datencachesystem mit aufgeteiltem pegel | |
| DE68927492T2 (de) | Verfahren und Vorrichtung zur gleichzeitigen Verteilung von Befehlen an mehrere funktionelle Einheiten | |
| DE10297596B4 (de) | Verfahren und Vorrichtung zum Suspendieren der Ausführung eines Threads, bis ein spezifizierter Speicherzugriff auftritt | |
| DE69908193T2 (de) | Ausführung von speicher- und ladeoperationen mittels einer linkdatei | |
| DE69628480T2 (de) | Ausnahmebehandlung in einem Datenprozessor | |
| DE69623146T2 (de) | Verfahren und Vorrichtung zum Koordinieren der Benutzung von physikalischen Registern in einem Mikroprozessor | |
| DE69428110T2 (de) | Prozessor-system und fehlersuchmodus-durchfuehrungsverfahren | |
| DE112005001515T5 (de) | Verfahren und Vorrichtung zur spekulativen Ausführung von nicht kollisionsbehafteten Sperrbefehlen | |
| DE3851746T2 (de) | Sprungvorhersage. | |
| DE202007019502U1 (de) | Globaler Überlauf für virtualisierten Transaktionsspeicher | |
| DE69231197T2 (de) | Verfahren und Vorrichtung für eine verbesserte Speicherarchitektur | |
| DE60005860T2 (de) | Ablaufsteuerung zum ausgeben und wiederausgeben von ketten abhängiger befehle | |
| DE3854369T2 (de) | Zentralprozessoreinheit für digitale datenverarbeitungsanordnung mit cache-speicherverwaltungsvorrichtung. | |
| DE19506734A1 (de) | Computersystem und Verfahren zum Aufrechterhalten der Speicherkonsistenz in einer Busanforderungswarteschlange |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |