DE69129101D1 - Steuerungsanordnung für Cachespeichereinheit - Google Patents
Steuerungsanordnung für CachespeichereinheitInfo
- Publication number
- DE69129101D1 DE69129101D1 DE69129101T DE69129101T DE69129101D1 DE 69129101 D1 DE69129101 D1 DE 69129101D1 DE 69129101 T DE69129101 T DE 69129101T DE 69129101 T DE69129101 T DE 69129101T DE 69129101 D1 DE69129101 D1 DE 69129101D1
- Authority
- DE
- Germany
- Prior art keywords
- memory unit
- cache memory
- control arrangement
- arrangement
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/31—Providing disk cache in a specific location of a storage system
- G06F2212/312—In storage controller
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2405167A JPH0816886B2 (ja) | 1990-12-21 | 1990-12-21 | 高速書き込み方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69129101D1 true DE69129101D1 (de) | 1998-04-23 |
DE69129101T2 DE69129101T2 (de) | 1998-07-09 |
Family
ID=18514796
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69129101T Expired - Fee Related DE69129101T2 (de) | 1990-12-21 | 1991-12-20 | Steuerungsanordnung für Cachespeichereinheit |
Country Status (4)
Country | Link |
---|---|
US (1) | US5581726A (de) |
EP (1) | EP0493012B1 (de) |
JP (1) | JPH0816886B2 (de) |
DE (1) | DE69129101T2 (de) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5315602A (en) * | 1992-08-12 | 1994-05-24 | Digital Equipment Corporation | Optimized stripe detection for redundant arrays of disk drives |
JP2976780B2 (ja) * | 1992-12-07 | 1999-11-10 | 松下電器産業株式会社 | 情報記録再生装置 |
JP3639352B2 (ja) * | 1995-06-28 | 2005-04-20 | 富士通株式会社 | 波動解析方法及びその装置 |
WO1997011426A1 (en) | 1995-09-18 | 1997-03-27 | Cyberstorage Systems, Inc. | Universal storage management system |
US5893135A (en) * | 1995-12-27 | 1999-04-06 | Intel Corporation | Flash memory array with two interfaces for responding to RAS and CAS signals |
US5787466A (en) * | 1996-05-01 | 1998-07-28 | Sun Microsystems, Inc. | Multi-tier cache and method for implementing such a system |
US5732238A (en) * | 1996-06-12 | 1998-03-24 | Storage Computer Corporation | Non-volatile cache for providing data integrity in operation with a volatile demand paging cache in a data storage system |
GB2317722B (en) * | 1996-09-30 | 2001-07-18 | Nokia Mobile Phones Ltd | Memory device |
US7765378B1 (en) * | 2001-06-01 | 2010-07-27 | Sanbolic, Inc. | Utilization of memory storage |
US6854038B2 (en) * | 2002-06-06 | 2005-02-08 | International Business Machines Corporation | Global status journaling in NVS |
FI20022297A (fi) * | 2002-12-31 | 2004-07-01 | Nokia Corp | Menetelmä muistikomponenttien sisältöjen vertailemiseksi |
US7412581B2 (en) * | 2003-10-28 | 2008-08-12 | Renesas Technology America, Inc. | Processor for virtual machines and method therefor |
US7346401B2 (en) * | 2004-05-25 | 2008-03-18 | International Business Machines Corporation | Systems and methods for providing constrained optimization using adaptive regulatory control |
DE602005014278D1 (de) | 2004-12-27 | 2009-06-10 | Research In Motion Ltd | Verfahren und einrichtung zum schreiben von daten in einem drahtlosen kommunikationsendgerät zwischen flüchtigen und nichtflüchtigen speichern |
JP4768504B2 (ja) * | 2006-04-28 | 2011-09-07 | 株式会社東芝 | 不揮発性フラッシュメモリを用いる記憶装置 |
JP5742542B2 (ja) * | 2011-07-25 | 2015-07-01 | 富士通株式会社 | ストレージ装置及びその負荷状態低減方法 |
US9606929B2 (en) * | 2011-11-08 | 2017-03-28 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Simulated NVRAM |
US11237758B2 (en) * | 2016-08-06 | 2022-02-01 | Wolley Inc. | Apparatus and method of wear leveling for storage class memory using address cache |
CN108446356B (zh) * | 2018-03-12 | 2023-08-29 | 上海哔哩哔哩科技有限公司 | 数据缓存方法、服务器及数据缓存系统 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4916605A (en) * | 1984-03-27 | 1990-04-10 | International Business Machines Corporation | Fast write operations |
EP0452990A3 (en) * | 1985-05-29 | 1992-04-15 | Kabushiki Kaisha Toshiba | Cache system adopting an lru system |
JPS6476346A (en) * | 1987-09-18 | 1989-03-22 | Fujitsu Ltd | Disk cache control system |
US5253351A (en) * | 1988-08-11 | 1993-10-12 | Hitachi, Ltd. | Memory controller with a cache memory and control method of cache memory including steps of determining memory access threshold values |
US5170466A (en) * | 1989-10-10 | 1992-12-08 | Unisys Corporation | Storage/retrieval system for document |
-
1990
- 1990-12-21 JP JP2405167A patent/JPH0816886B2/ja not_active Expired - Fee Related
-
1991
- 1991-12-20 DE DE69129101T patent/DE69129101T2/de not_active Expired - Fee Related
- 1991-12-20 EP EP91311856A patent/EP0493012B1/de not_active Expired - Lifetime
-
1994
- 1994-10-24 US US08/328,573 patent/US5581726A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0493012A3 (en) | 1992-12-30 |
JPH0816886B2 (ja) | 1996-02-21 |
US5581726A (en) | 1996-12-03 |
EP0493012A2 (de) | 1992-07-01 |
EP0493012B1 (de) | 1998-03-18 |
JPH04220738A (ja) | 1992-08-11 |
DE69129101T2 (de) | 1998-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69130580D1 (de) | Cache-Speicheranordnung | |
DE69130583D1 (de) | Cache-Steuerungsanordnung | |
DE69208132D1 (de) | Cache-Speichersteuerungsanordnung | |
DE69129101D1 (de) | Steuerungsanordnung für Cachespeichereinheit | |
DE69329080D1 (de) | Cache-Speicher | |
DE69031086D1 (de) | Cache-Speicherinhaltssteuerung in Mehrprozessornetzwerken | |
DE69128107D1 (de) | Busanordnung für Speicherzugriff | |
DE69023568D1 (de) | Cache-Speicheranordnung. | |
DE69514165D1 (de) | Mehrstufige Cache-Speicheranordnung | |
EP0450285A3 (en) | Cache memory | |
DE4191157T1 (de) | Zeilenspeicher mit Steuersystem | |
DE69124791D1 (de) | Abfühlfreigabetaktschaltung für direktzugriffspeicher | |
DE69132186D1 (de) | Cache-Speicherverwaltungsanordnung | |
DE69129587D1 (de) | Speicherabbildende-tastatursteuervorrichtung | |
DE69030567D1 (de) | Redundanz für serielle Speicher | |
DE69229667D1 (de) | Simulierte cachespeicher-assoziativität | |
DE59302666D1 (de) | Gehäuse für steuergeräte | |
DE69123987D1 (de) | Stossbetrieb für Mikroprozessor mit externem Systemspeicher | |
DE69121315D1 (de) | Festwertspeicheranordnung | |
DE69222706D1 (de) | Speichersteueranordnung | |
DE69033629D1 (de) | Mikroprozessor mit Cache-Speicher | |
EP0438960A3 (en) | Fast store-through cache memory | |
DE69230159D1 (de) | Steuerschaltung für Zwei-Torspeicher | |
DE69213143D1 (de) | Rechnerspeichersteuerungsanordnung | |
DE69132606D1 (de) | Cache-Speicheranordnung und Betriebsverfahren |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |