DE69128948D1 - Vorrichtung zur Steuerung des Zugangs zu einem Datenbus - Google Patents
Vorrichtung zur Steuerung des Zugangs zu einem DatenbusInfo
- Publication number
- DE69128948D1 DE69128948D1 DE69128948T DE69128948T DE69128948D1 DE 69128948 D1 DE69128948 D1 DE 69128948D1 DE 69128948 T DE69128948 T DE 69128948T DE 69128948 T DE69128948 T DE 69128948T DE 69128948 D1 DE69128948 D1 DE 69128948D1
- Authority
- DE
- Germany
- Prior art keywords
- data bus
- processing unit
- host
- local
- computing system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
- Selective Calling Equipment (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/576,061 US5218681A (en) | 1990-08-31 | 1990-08-31 | Apparatus for controlling access to a data bus |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69128948D1 true DE69128948D1 (de) | 1998-04-02 |
DE69128948T2 DE69128948T2 (de) | 1998-09-17 |
Family
ID=24302809
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69128948T Expired - Lifetime DE69128948T2 (de) | 1990-08-31 | 1991-07-23 | Vorrichtung zur Steuerung des Zugangs zu einem Datenbus |
Country Status (6)
Country | Link |
---|---|
US (1) | US5218681A (de) |
EP (1) | EP0473277B1 (de) |
JP (1) | JP3379762B2 (de) |
AT (1) | ATE163484T1 (de) |
DE (1) | DE69128948T2 (de) |
ES (1) | ES2112266T3 (de) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9019001D0 (en) * | 1990-08-31 | 1990-10-17 | Ncr Co | Work station including a direct memory access controller and interfacing means to microchannel means |
GB9018992D0 (en) * | 1990-08-31 | 1990-10-17 | Ncr Co | Internal bus for work station interfacing means |
US5333277A (en) * | 1992-01-10 | 1994-07-26 | Exportech Trading Company | Data buss interface and expansion system |
US5816921A (en) * | 1994-09-27 | 1998-10-06 | Sega Enterprises, Ltd. | Data transferring device and video game apparatus using the same |
US5634112A (en) * | 1994-10-14 | 1997-05-27 | Compaq Computer Corporation | Memory controller having precharge prediction based on processor and PCI bus cycles |
US5673400A (en) * | 1995-06-06 | 1997-09-30 | National Semiconductor Corporation | Method and apparatus for identifying and controlling a target peripheral device in a multiple bus system |
US5909560A (en) * | 1995-06-06 | 1999-06-01 | National Semiconductor Corporation | Target peripheral device detection in a multi-bus system |
US7076584B2 (en) * | 2003-05-09 | 2006-07-11 | Freescale Semiconductor, Inc. | Method and apparatus for interconnecting portions of circuitry within a data processing system |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4646232A (en) * | 1984-01-03 | 1987-02-24 | Texas Instruments Incorporated | Microprocessor with integrated CPU, RAM, timer, bus arbiter data for communication system |
US4777591A (en) * | 1984-01-03 | 1988-10-11 | Texas Instruments Incorporated | Microprocessor with integrated CPU, RAM, timer, and bus arbiter for data communications systems |
EP0297931B1 (de) * | 1987-06-29 | 1995-12-13 | Digital Equipment Corporation | Busadapter für digitales Rechensystem |
EP0335502A3 (de) * | 1988-03-30 | 1991-07-03 | Advanced Micro Devices, Inc. | Mikrosteuereinheit und Verfahren dafür |
US5129090A (en) * | 1988-05-26 | 1992-07-07 | Ibm Corporation | System bus preempt for 80386 when running in an 80386/82385 microcomputer system with arbitration |
US4935868A (en) * | 1988-11-28 | 1990-06-19 | Ncr Corporation | Multiple port bus interface controller with slave bus |
US5083259A (en) * | 1988-12-07 | 1992-01-21 | Xycom, Inc. | Computer bus interconnection device |
US5088028A (en) * | 1989-04-07 | 1992-02-11 | Tektronix, Inc. | Lock converting bus-to-bus interface system |
-
1990
- 1990-08-31 US US07/576,061 patent/US5218681A/en not_active Expired - Lifetime
-
1991
- 1991-07-23 AT AT91306702T patent/ATE163484T1/de active
- 1991-07-23 ES ES91306702T patent/ES2112266T3/es not_active Expired - Lifetime
- 1991-07-23 DE DE69128948T patent/DE69128948T2/de not_active Expired - Lifetime
- 1991-07-23 EP EP91306702A patent/EP0473277B1/de not_active Expired - Lifetime
- 1991-08-29 JP JP21828391A patent/JP3379762B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP3379762B2 (ja) | 2003-02-24 |
ES2112266T3 (es) | 1998-04-01 |
EP0473277B1 (de) | 1998-02-25 |
EP0473277A2 (de) | 1992-03-04 |
US5218681A (en) | 1993-06-08 |
DE69128948T2 (de) | 1998-09-17 |
JPH04332063A (ja) | 1992-11-19 |
EP0473277A3 (de) | 1994-01-19 |
ATE163484T1 (de) | 1998-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR9402105A (pt) | Sistema de processamento de informações e mecanismo de suporte de acesso direto à memória | |
GB1493818A (en) | Information processor input/output | |
TW364959B (en) | Data processor and data processing system | |
FR2472233B1 (fr) | Dispositif de commande de memoire pour systeme de traitement des donnees | |
DE69228380D1 (de) | Verfahren zur erhöhung der datenverarbeitungsgeschwindigkeit in einem rechnersystem | |
DE69128948D1 (de) | Vorrichtung zur Steuerung des Zugangs zu einem Datenbus | |
KR960001991A (ko) | 정보 처리 장치 | |
KR920008574A (ko) | 확장 유닛이 접속 가능한 컴퓨터 시스템의 버스 제어방법 및 장치 | |
TW369632B (en) | Computer system | |
KR880008172A (ko) | 한 부시스템에 의해 발생된 또 다른 부시스템을 위한 버스 명령을 갖는 데이타 처리 시스템 | |
ATE175287T1 (de) | Signalprozessor | |
FR2445556A1 (fr) | Systeme terminal a dispositif d'acces direct a une memoire | |
KR200233853Y1 (ko) | 다킹시스템의식별자검출장치 | |
KR970012172A (ko) | 멀티 마이크로 프로세서용 버스제어(bus controller)장치 | |
JPH0589036A (ja) | スレーブ情報処理装置 | |
SU1571601A1 (ru) | Устройство дл сопр жени источника информации с процессором | |
JPS57111720A (en) | System for data protection of data transfer control | |
ATE115748T1 (de) | Schaltungsanordnung für datenverarbeitungsanlagen mit durch mikrobefehlsabläufe gesteuerten funktionseinheiten. | |
JPS6476343A (en) | Cache memory control system | |
SU1283737A1 (ru) | Многоканальное устройство дл ввода информации | |
KR970016898A (ko) | 데이터 처리기 및 억세스 방법 | |
KR880009300A (ko) | 연산 처리 장치 | |
KR960042392A (ko) | 브이엠이버스를 사용한 데이타처리장치 | |
KR960033051A (ko) | 보조기억장치를 사용한 방송용카메라 | |
KR970002790A (ko) | 피아이오(pio)를 이용한 캔 콘트롤 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |