DE69127111D1 - Verfahren zum Nachladen aufgeschobener Datenauslagerungen in einen Copy-back Daten-Cachespeicher - Google Patents

Verfahren zum Nachladen aufgeschobener Datenauslagerungen in einen Copy-back Daten-Cachespeicher

Info

Publication number
DE69127111D1
DE69127111D1 DE69127111T DE69127111T DE69127111D1 DE 69127111 D1 DE69127111 D1 DE 69127111D1 DE 69127111 T DE69127111 T DE 69127111T DE 69127111 T DE69127111 T DE 69127111T DE 69127111 D1 DE69127111 D1 DE 69127111D1
Authority
DE
Germany
Prior art keywords
reloading
copy
procedure
swaps
deferred
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69127111T
Other languages
English (en)
Other versions
DE69127111T2 (de
Inventor
Robin W Edenfield
William B Ledbetter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of DE69127111D1 publication Critical patent/DE69127111D1/de
Application granted granted Critical
Publication of DE69127111T2 publication Critical patent/DE69127111T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1032—Reliability improvement, data loss prevention, degraded operation etc
DE69127111T 1990-02-26 1991-01-10 Verfahren zum Nachladen aufgeschobener Datenauslagerungen in einen Copy-back Daten-Cachespeicher Expired - Fee Related DE69127111T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/484,592 US5197144A (en) 1990-02-26 1990-02-26 Data processor for reloading deferred pushes in a copy-back data cache

Publications (2)

Publication Number Publication Date
DE69127111D1 true DE69127111D1 (de) 1997-09-11
DE69127111T2 DE69127111T2 (de) 1998-02-19

Family

ID=23924779

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69127111T Expired - Fee Related DE69127111T2 (de) 1990-02-26 1991-01-10 Verfahren zum Nachladen aufgeschobener Datenauslagerungen in einen Copy-back Daten-Cachespeicher

Country Status (5)

Country Link
US (1) US5197144A (de)
EP (1) EP0444401B1 (de)
JP (1) JP3067112B2 (de)
KR (1) KR920000040A (de)
DE (1) DE69127111T2 (de)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5838946A (en) * 1990-04-14 1998-11-17 Sun Microsystems, Inc. Method and apparatus for accomplishing processor read of selected information through a cache memory
JP2646854B2 (ja) * 1990-12-18 1997-08-27 三菱電機株式会社 マイクロプロセッサ
US5295259A (en) * 1991-02-05 1994-03-15 Advanced Micro Devices, Inc. Data cache and method for handling memory errors during copy-back
EP0547769B1 (de) * 1991-12-18 1999-10-13 Sun Microsystems, Inc. Schreibüberlappung mit Verhinderung des Überschreibens
WO1993020514A1 (en) * 1992-04-07 1993-10-14 Video Technology Computers, Ltd. Self-controlled write back cache memory apparatus
KR100294105B1 (ko) * 1992-04-29 2001-09-17 썬 마이크로시스템즈, 인코포레이티드 멀티 프로세서 컴퓨터 시스템의 일관성 카피-백 버퍼용 방법 및 장치
JP3242161B2 (ja) * 1992-09-11 2001-12-25 株式会社日立製作所 データプロセッサ
JP2737820B2 (ja) * 1992-09-24 1998-04-08 インターナショナル・ビジネス・マシーンズ・コーポレイション メモリアクセス方法およびシステム
US5479636A (en) * 1992-11-16 1995-12-26 Intel Corporation Concurrent cache line replacement method and apparatus in microprocessor system with write-back cache memory
US5903911A (en) * 1993-06-22 1999-05-11 Dell Usa, L.P. Cache-based computer system employing memory control circuit and method for write allocation and data prefetch
US5897667A (en) * 1993-11-16 1999-04-27 Intel Corporation Method and apparatus for transferring data received from a first bus in a non-burst manner to a second bus in a burst manner
GB2286910B (en) * 1994-02-24 1998-11-25 Intel Corp Apparatus and method for prefetching data to load buffers in a bridge between two buses in a computer
US5526510A (en) * 1994-02-28 1996-06-11 Intel Corporation Method and apparatus for implementing a single clock cycle line replacement in a data cache unit
US5586297A (en) * 1994-03-24 1996-12-17 Hewlett-Packard Company Partial cache line write transactions in a computing system with a write back cache
US5666509A (en) * 1994-03-24 1997-09-09 Motorola, Inc. Data processing system for performing either a precise memory access or an imprecise memory access based upon a logical address value and method thereof
EP0683457A1 (de) * 1994-05-20 1995-11-22 Advanced Micro Devices, Inc. Computersystem mit einer Snoopsteuerschaltung
US5835787A (en) * 1994-07-07 1998-11-10 Lucent Technologies, Inc. System for bi-directionally transferring a digital signal sample from a CODEC to a particular memory location and a second sample from memory to CODEC
US5761709A (en) * 1995-06-05 1998-06-02 Advanced Micro Devices, Inc. Write cache for servicing write requests within a predetermined address range
US5778431A (en) * 1995-12-19 1998-07-07 Advanced Micro Devices, Inc. System and apparatus for partially flushing cache memory
US5920891A (en) * 1996-05-20 1999-07-06 Advanced Micro Devices, Inc. Architecture and method for controlling a cache memory
US6199152B1 (en) 1996-08-22 2001-03-06 Transmeta Corporation Translated memory protection apparatus for an advanced microprocessor
US5926832A (en) * 1996-09-26 1999-07-20 Transmeta Corporation Method and apparatus for aliasing memory data in an advanced microprocessor
US5960457A (en) * 1997-05-01 1999-09-28 Advanced Micro Devices, Inc. Cache coherency test system and methodology for testing cache operation in the presence of an external snoop
US5920889A (en) * 1997-06-27 1999-07-06 Sun Microsystems, Inc. Apparatus and method for write miss processing in a copy-back data cache with an allocating load buffer and a non-allocating store buffer
US6016532A (en) * 1997-06-27 2000-01-18 Sun Microsystems, Inc. Method for handling data cache misses using help instructions
US6078992A (en) * 1997-12-05 2000-06-20 Intel Corporation Dirty line cache
US6745298B2 (en) * 1999-06-16 2004-06-01 Intel Corporation Internal processor buffering for implicit writebacks
US6748589B1 (en) 1999-10-20 2004-06-08 Transmeta Corporation Method for increasing the speed of speculative execution
US6968469B1 (en) 2000-06-16 2005-11-22 Transmeta Corporation System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored
US6725341B1 (en) * 2000-06-28 2004-04-20 Intel Corporation Cache line pre-load and pre-own based on cache coherence speculation
US6725337B1 (en) * 2001-05-16 2004-04-20 Advanced Micro Devices, Inc. Method and system for speculatively invalidating lines in a cache
US6782453B2 (en) * 2002-02-12 2004-08-24 Hewlett-Packard Development Company, L.P. Storing data in memory
US6941393B2 (en) * 2002-03-05 2005-09-06 Agilent Technologies, Inc. Pushback FIFO
US7441081B2 (en) * 2004-12-29 2008-10-21 Lsi Corporation Write-back caching for disk drives
CN103026351A (zh) * 2010-07-27 2013-04-03 飞思卡尔半导体公司 降低处理器延迟的装置和方法
US9606929B2 (en) * 2011-11-08 2017-03-28 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Simulated NVRAM
JP5906881B2 (ja) * 2012-03-27 2016-04-20 富士通株式会社 情報処理装置及び情報処理装置の制御方法
US9081689B2 (en) * 2013-01-14 2015-07-14 Freescale Semiconductor, Inc. Methods and systems for pushing dirty linefill buffer contents to external bus upon linefill request failures
KR102278583B1 (ko) * 2018-12-26 2021-07-16 중앙대학교 산학협력단 모바일 기기에서의 상황정보를 기반으로 한 파일 입출력 관리 시스템 및 방법

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4394733A (en) * 1980-11-14 1983-07-19 Sperry Corporation Cache/disk subsystem
US4598357A (en) * 1980-11-14 1986-07-01 Sperry Corporation Cache/disk subsystem with file number for recovery of cached data
US4445177A (en) * 1981-05-22 1984-04-24 Data General Corporation Digital data processing system utilizing a unique arithmetic logic unit for handling uniquely identifiable addresses for operands and instructions
US4523206A (en) * 1982-03-03 1985-06-11 Sperry Corporation Cache/disk system with writeback regulation relative to use of cache memory
US4858111A (en) * 1983-07-29 1989-08-15 Hewlett-Packard Company Write-back cache system using concurrent address transfers to setup requested address in main memory before dirty miss signal from cache
CA1299767C (en) * 1987-02-18 1992-04-28 Toshikatsu Mori Cache memory control system
US4905188A (en) * 1988-02-22 1990-02-27 International Business Machines Corporation Functional cache memory chip architecture for improved cache access
DE3912705C2 (de) * 1989-04-18 1996-06-20 Siemens Nixdorf Inf Syst Verfahren und Anordnung zur Steuerung des Datenaustausches bei Schreibanforderungen von Verarbeitungseinheiten an einen Cachespeicher

Also Published As

Publication number Publication date
US5197144A (en) 1993-03-23
DE69127111T2 (de) 1998-02-19
EP0444401A2 (de) 1991-09-04
JPH0659976A (ja) 1994-03-04
EP0444401B1 (de) 1997-08-06
KR920000040A (ko) 1992-01-10
EP0444401A3 (en) 1992-09-02
JP3067112B2 (ja) 2000-07-17

Similar Documents

Publication Publication Date Title
DE69127111T2 (de) Verfahren zum Nachladen aufgeschobener Datenauslagerungen in einen Copy-back Daten-Cachespeicher
DE69422324D1 (de) Speicherarchitektur mit Fenstern zum Bildkompilieren
DE69130509D1 (de) Interaktive datenanzeige
DE69430710D1 (de) Vorrichtung zum Wiedergewinn von Bilddaten
DE3854384D1 (de) Verfahren zum Betreiben eines einen anteilig genutzten virtuellen Speicher verwendenden Multiprozessorsystems.
DE69124828D1 (de) Verfahren zum Betrieb eines graphischen Anzeigesystems mit Rechner
DE69122575T2 (de) Datenrundungsvorrichtung
DE69132080D1 (de) Vorrichtung für elektronisches Gerät zum gespeicherten Daten-Schutz
DE69033327D1 (de) Gerät zum Lesen oder Verarbeiten eines Bildes
DE69116153T2 (de) Mechanismus zum prüfen von münzen
NO306745B1 (no) Apparat for å generere seismiske bölger i et borehull
DE69120982D1 (de) Datenspeicher mit Cache-Speicher und Verfahren dafür
DE69426224T2 (de) Bildverarbeitungsvorrichtung zum Verdecken von Fehlern in Bewegtbilddaten
NO902870D0 (no) Boeyd motorhus for anvendelse i et borehull.
DE69314982T2 (de) Haltevorrichtung für einen Stift
DE68926878D1 (de) Verfahren zur Speicherung in nichtausschliessende Cachespeicherzeilen in Mehrprozessoranordnungen
DE69121585D1 (de) Münzprüfer
DE68920349T2 (de) Anordnung zur Auslöschung von Geisterbildern.
DK189490A (da) Skrabemaskine
FI931530A (fi) Järjestely datan tallentamiseksi tietokonelaitteistossa
DE69203833T2 (de) Entwicklungsvorspannungsgeneratoreinheit zum Gebrauch in einem Bilderzeugungsgerät.
DE69132282D1 (de) Datenanzeigegerät
NO934278L (no) Anordning for bruk i en vevstol
DE69120675D1 (de) Münzenprüfer
ATA72390A (de) Anordnung zur einkoppelung von licht in lichtleiter

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee