DE69120105D1 - Frequenzteiler mit gebrochenem Teilverhältnis zur Erzeugung eines symmetrischen Ausgangssignals - Google Patents

Frequenzteiler mit gebrochenem Teilverhältnis zur Erzeugung eines symmetrischen Ausgangssignals

Info

Publication number
DE69120105D1
DE69120105D1 DE69120105T DE69120105T DE69120105D1 DE 69120105 D1 DE69120105 D1 DE 69120105D1 DE 69120105 T DE69120105 T DE 69120105T DE 69120105 T DE69120105 T DE 69120105T DE 69120105 D1 DE69120105 D1 DE 69120105D1
Authority
DE
Germany
Prior art keywords
generate
output signal
frequency divider
division ratio
fractional division
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69120105T
Other languages
English (en)
Other versions
DE69120105T2 (de
Inventor
Kevin Bryan Theobald
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Codex Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Codex Corp filed Critical Codex Corp
Publication of DE69120105D1 publication Critical patent/DE69120105D1/de
Application granted granted Critical
Publication of DE69120105T2 publication Critical patent/DE69120105T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/68—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using pulse rate multipliers or dividers pulse rate multipliers or dividers per se
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
DE69120105T 1990-03-09 1991-03-01 Frequenzteiler mit gebrochenem Teilverhältnis zur Erzeugung eines symmetrischen Ausgangssignals Expired - Fee Related DE69120105T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/490,861 US5040197A (en) 1990-03-09 1990-03-09 Fractional frequency divider for providing a symmetrical output signal

Publications (2)

Publication Number Publication Date
DE69120105D1 true DE69120105D1 (de) 1996-07-18
DE69120105T2 DE69120105T2 (de) 1997-01-16

Family

ID=23949798

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69120105T Expired - Fee Related DE69120105T2 (de) 1990-03-09 1991-03-01 Frequenzteiler mit gebrochenem Teilverhältnis zur Erzeugung eines symmetrischen Ausgangssignals

Country Status (4)

Country Link
US (1) US5040197A (de)
EP (1) EP0445979B1 (de)
JP (1) JP3077276B2 (de)
DE (1) DE69120105T2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5202642A (en) * 1991-05-09 1993-04-13 Iomega Corporation Apparatus and method for fractional frequency division
FR2704372B1 (fr) * 1993-04-20 1995-05-24 Commissariat Energie Atomique Dispositif de division de fréquence.
US5500627A (en) * 1994-01-19 1996-03-19 Alliedsignal Inc. Precision duty cycle phase lock loop
TW379293B (en) * 1994-04-01 2000-01-11 Ibm Apparatus and method for generating a clock in a microprocessor
US5867068A (en) * 1997-10-27 1999-02-02 Motorola, Inc. Frequency synthesizer using double resolution fractional frequency division
US6449329B1 (en) * 2000-09-14 2002-09-10 Qualcomm Incorporated Dual-edge M/N:D counter
US8081017B2 (en) * 2006-11-29 2011-12-20 Nec Corporation Clock signal frequency dividing circuit and clock signal frequency dividing method
US8510589B2 (en) * 2008-08-29 2013-08-13 Intel Mobile Communications GmbH Apparatus and method using first and second clocks
WO2010050097A1 (ja) * 2008-10-29 2010-05-06 日本電気株式会社 クロック分周回路、クロック分配回路、クロック分周方法及びクロック分配方法
JP6115715B2 (ja) * 2013-03-26 2017-04-19 セイコーエプソン株式会社 クロック生成装置、電子機器、移動体及びクロック生成方法
KR101682272B1 (ko) * 2014-01-27 2016-12-05 엘에스산전 주식회사 상승 에지 동작 시스템용 클럭 생성방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2032982A1 (de) * 1970-07-03 1972-01-05 Licentia Gmbh Verfahren und Vorrichtung zur Steuerung der von einem digitalen Differenzen-Sumjnator abgegebenen Taktfrequenz
US3729623A (en) * 1971-01-11 1973-04-24 Gen Electric Method for the selective multiplication and division of a pulse train and a multiply/divide circuit therefor
DE2849797C2 (de) * 1978-11-16 1982-03-11 Siemens AG, 1000 Berlin und 8000 München Digitale Frequenzteileranordnung
SE445868B (sv) * 1984-12-12 1986-07-21 Ellemtel Utvecklings Ab Anordning for neddelning av en klockfrekvens
EP0202347B1 (de) * 1985-05-18 1988-05-11 Deutsche ITT Industries GmbH Frequenzteilerschaltung für nichtganze Teilungszahlen nach Art eines Rate-Multipliers

Also Published As

Publication number Publication date
EP0445979A3 (en) 1993-02-03
JP3077276B2 (ja) 2000-08-14
EP0445979A2 (de) 1991-09-11
US5040197A (en) 1991-08-13
DE69120105T2 (de) 1997-01-16
JPH04227330A (ja) 1992-08-17
EP0445979B1 (de) 1996-06-12

Similar Documents

Publication Publication Date Title
ES2057117T3 (es) Aparato de radar en frecuencia de banda estrecha para la deteccion de obstaculos.
BR8106834A (pt) Sintetizador de frequencia sincronizado com travamento de alta velocidade
DE69120105D1 (de) Frequenzteiler mit gebrochenem Teilverhältnis zur Erzeugung eines symmetrischen Ausgangssignals
MX164871B (es) Sintetizador de frecuencias con compensacion de ramal
DE68929398D1 (de) Erzeugung der zweiten Harmonischen
SE7812973L (sv) Sett och reknare for frekvensbestemning
DE69033013D1 (de) Signalgenerator zur Verwendung in einem Frequenzsynthetisierer
DE68914805D1 (de) Digitaler Frequenzteiler.
DE69120207D1 (de) Frequenzmessung aus einer konstanten Zahl von Ereignissen mit einer schnellen Schaltung zur Bestimmung des Kehrwertes
FR2408962A1 (fr) Recepteur de television en couleur
DK470378A (da) Modtager med et frekvenssynthesizerkredsloeb
DE69323341D1 (de) Schaltung zur Erzeugung eines ausgeglichenen Puls-Pausenverhältnisses
NZ183543A (en) Analogue to digital converter pulse density modulated output
DE69132482D1 (de) Synthetisierer mit höherer Frequenzauflösung
DE3674920D1 (de) Schaltungsanordnung zur erzeugung eines der frequenz eines wechselstromsignals zugeordneten messsignals.
IT8447797A0 (it) Sfasatore differenziale operante in larga banda di frequenza con sfasamento differenziale costante
DE59405470D1 (de) Schaltungsanordnung zur Erzeugung eines symmetrischen Ausgangstaktsignals
FR2587568B1 (fr) Circuit numerique diviseur de frequence
DE59107651D1 (de) Schaltungsanordnung in Stereodekodern zur Erzeugung eines digitalen Signals
DE69118114D1 (de) Frequenzteiler-Netwerk mit niedrigen Phasenrauschen
SU534038A1 (ru) Цифровой делитель частоты с дробным коэффициентом делени
ATA462377A (de) Fersehempfaenger mit einer frequenzsyntheseab- stimmschaltung
BR8805104A (pt) Medidor de frequencia digital
DE69025828D1 (de) Schaltung zur Erzeugung eines FBAS-Videosignals
KR900007963U (ko) 합성수지로 형성한 지게

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: MOTOROLA INC.(N.D.GES.D. STAATES DELAWARE), SCHAUM

8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee