DE69113384T2 - Linearisierung von physisch isolierten Speicherfragmenten. - Google Patents

Linearisierung von physisch isolierten Speicherfragmenten.

Info

Publication number
DE69113384T2
DE69113384T2 DE69113384T DE69113384T DE69113384T2 DE 69113384 T2 DE69113384 T2 DE 69113384T2 DE 69113384 T DE69113384 T DE 69113384T DE 69113384 T DE69113384 T DE 69113384T DE 69113384 T2 DE69113384 T2 DE 69113384T2
Authority
DE
Germany
Prior art keywords
linearization
physically isolated
isolated memory
memory fragments
fragments
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69113384T
Other languages
English (en)
Other versions
DE69113384D1 (de
Inventor
David J Hodge
John C Keith
Lief J Sorensen
Steven P Tucker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hewlett Packard Development Co LP
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Application granted granted Critical
Publication of DE69113384D1 publication Critical patent/DE69113384D1/de
Publication of DE69113384T2 publication Critical patent/DE69113384T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Input (AREA)
DE69113384T 1990-10-11 1991-08-23 Linearisierung von physisch isolierten Speicherfragmenten. Expired - Fee Related DE69113384T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/596,176 US5293593A (en) 1990-10-11 1990-10-11 Method and apparatus for the mapping of physically non-contiguous memory fragments to be linearly addressable

Publications (2)

Publication Number Publication Date
DE69113384D1 DE69113384D1 (de) 1995-11-02
DE69113384T2 true DE69113384T2 (de) 1996-02-29

Family

ID=24386254

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69113384T Expired - Fee Related DE69113384T2 (de) 1990-10-11 1991-08-23 Linearisierung von physisch isolierten Speicherfragmenten.

Country Status (4)

Country Link
US (1) US5293593A (de)
EP (1) EP0480571B1 (de)
JP (1) JP3611333B2 (de)
DE (1) DE69113384T2 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5307056A (en) * 1991-09-06 1994-04-26 Texas Instruments Incorporated Dynamic memory allocation for frame buffer for spatial light modulator
US5548746A (en) * 1993-11-12 1996-08-20 International Business Machines Corporation Non-contiguous mapping of I/O addresses to use page protection of a process
JPH07271711A (ja) * 1994-03-28 1995-10-20 Toshiba Corp コンピュータシステム
TW377935U (en) * 1994-08-10 1999-12-21 Gen Instrument Corp Dram mapping for a digital video decompression processor
TW245871B (en) * 1994-08-15 1995-04-21 Gen Instrument Corp Method and apparatus for efficient addressing of dram in a video decompression processor
US5758037A (en) * 1994-10-25 1998-05-26 Hewlett-Packard Company Print controller with simplified video data processing
US5692147A (en) * 1995-06-07 1997-11-25 International Business Machines Corporation Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows by selectively transposing X and Y address portions, and programmable gate array applications thereof
US5774135A (en) * 1996-11-05 1998-06-30 Vlsi, Technology, Inc. Non-contiguous memory location addressing scheme
US6070262A (en) * 1997-04-04 2000-05-30 International Business Machines Corporation Reconfigurable I/O DRAM
US5896404A (en) * 1997-04-04 1999-04-20 International Business Machines Corporation Programmable burst length DRAM
US6014733A (en) * 1997-06-05 2000-01-11 Microsoft Corporation Method and system for creating a perfect hash using an offset table
US6192457B1 (en) 1997-07-02 2001-02-20 Micron Technology, Inc. Method for implementing a graphic address remapping table as a virtual register file in system memory
US6195734B1 (en) 1997-07-02 2001-02-27 Micron Technology, Inc. System for implementing a graphic address remapping table as a virtual register file in system memory
US6356991B1 (en) * 1997-12-31 2002-03-12 Unisys Corporation Programmable address translation system
US6125437A (en) * 1998-03-05 2000-09-26 Hewlett-Packard Company Virtual linear frame buffer addressing method and apparatus
US6275243B1 (en) * 1998-04-08 2001-08-14 Nvidia Corporation Method and apparatus for accelerating the transfer of graphical images
US7111190B2 (en) * 2001-02-23 2006-09-19 Intel Corporation Method and apparatus for reconfigurable memory
US6816165B1 (en) 2000-12-13 2004-11-09 Micron Technology, Inc. Memory system having multiple address allocation formats and method for use thereof
US7221603B2 (en) * 2005-05-12 2007-05-22 Micron Technology, Inc. Defective block handling in a flash memory device
CN111338988B (zh) * 2020-02-20 2022-06-14 西安芯瞳半导体技术有限公司 内存访问方法、装置、计算机设备和存储介质

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4511964A (en) * 1982-11-12 1985-04-16 Hewlett-Packard Company Dynamic physical memory mapping and management of independent programming environments
JPS60110056A (ja) * 1983-10-31 1985-06-15 Nec Corp デ−タ処理システムにおけるメモリのアドレス生成を動的に変更する方法
CA1234224A (en) * 1985-05-28 1988-03-15 Boleslav Sykora Computer memory management system
US4774652A (en) * 1987-02-18 1988-09-27 Apple Computer, Inc. Memory mapping unit for decoding address signals
US4933877A (en) * 1987-03-30 1990-06-12 Kabushiki Kaisha Toshiba Bit map image processing apparatus having hardware window function
US4942541A (en) * 1988-01-22 1990-07-17 Oms, Inc. Patchification system
US5113492A (en) * 1987-09-16 1992-05-12 Canon Kabushiki Kaisha Apparatus for processing character and image data
US5146571A (en) * 1988-03-28 1992-09-08 Emc Corporation Remapping defects in a storage system through the use of a tree structure
US4980828A (en) * 1988-11-25 1990-12-25 Picker International, Inc. Medical imaging system including use of DMA control for selective bit mapping of DRAM and VRAM memories
JP3090045B2 (ja) * 1996-06-17 2000-09-18 日本ビクター株式会社 タイムコード記録方法

Also Published As

Publication number Publication date
JPH04263342A (ja) 1992-09-18
US5293593A (en) 1994-03-08
EP0480571B1 (de) 1995-09-27
DE69113384D1 (de) 1995-11-02
EP0480571A3 (en) 1992-12-09
EP0480571A2 (de) 1992-04-15
JP3611333B2 (ja) 2005-01-19

Similar Documents

Publication Publication Date Title
DE69113384D1 (de) Linearisierung von physisch isolierten Speicherfragmenten.
DE69024173T2 (de) Nur-Lese-Speicheranordnung
FI883726A0 (fi) Anordning foer omvandling av fram- och aotergaoende roerelse till jaemn rotationsroerelse.
DE3782756D1 (de) Direktzugriffspeichereinrichtung.
DE68902103T2 (de) Faltenbalg.
FI913114A (fi) Anordning foer parallellbehandling av data.
DE3869158D1 (de) Speicher-leseschaltung.
DE3852131D1 (de) Speicherkarte.
DE69020764T4 (de) Speicheradressierung.
DE68919402T2 (de) Speicherkarte.
FI895378A0 (fi) Dragdel till glidstycke av dragkedja.
FI884213A0 (fi) Linearisation av en foerstaerkning i en rf-foerstaerkare.
FI904357A0 (fi) Foerfarande foer aktivering av protein c.
FI901986A0 (fi) Anordning foer tillfoersel av smoerj- och kylmedium till skaerverktyg.
NO892948L (no) Modifiserte proteiner.
FI892254A0 (fi) Anvaendning av a-aminoboronsyraderivat foer stabilisering av peptid- och proteinlaekemedel.
FI904766A0 (fi) Foerfarande foer detektering av protein.
DE58902851D1 (de) Faltenbalg.
FI884891A0 (fi) Organ foer effektivisering av foeraongning av vaetskor.
FI886004A (fi) Mekanism foer anslutning av flakkonstruktioners sidostolpar till flakkonstruktionernas takkantprofil.
FI885348A (fi) Anordning foer snabbkoppling av lyftanordning till fordon.
FI903350A0 (fi) Anvaendning av aminoaldehydpolymerer till behandling av avfallsvatten.
FI885502A (fi) Anordning foer oeverfoering av saogat virke fraon en tvaertransportoer till en laengdtransportoer.
FI895452A (fi) Modifierat foerfarande foer straengtorkning av stycketorv.
FI894234A0 (fi) Modifierat foerfarande foer straengtorkning av stycketorv.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: HEWLETT-PACKARD CO. (N.D.GES.D.STAATES DELAWARE),

8327 Change in the person/name/address of the patent owner

Owner name: HEWLETT-PACKARD DEVELOPMENT CO., L.P., HOUSTON, TE

8339 Ceased/non-payment of the annual fee