DE68926833D1 - Flagge für einen FIFO - Google Patents

Flagge für einen FIFO

Info

Publication number
DE68926833D1
DE68926833D1 DE68926833T DE68926833T DE68926833D1 DE 68926833 D1 DE68926833 D1 DE 68926833D1 DE 68926833 T DE68926833 T DE 68926833T DE 68926833 T DE68926833 T DE 68926833T DE 68926833 D1 DE68926833 D1 DE 68926833D1
Authority
DE
Germany
Prior art keywords
fifo
flag
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68926833T
Other languages
English (en)
Other versions
DE68926833T2 (de
Inventor
Gerard A Kreifels
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics lnc USA
Original Assignee
SGS Thomson Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics Inc filed Critical SGS Thomson Microelectronics Inc
Application granted granted Critical
Publication of DE68926833D1 publication Critical patent/DE68926833D1/de
Publication of DE68926833T2 publication Critical patent/DE68926833T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/12—Indexing scheme relating to groups G06F5/12 - G06F5/14
    • G06F2205/126—Monitoring of intermediate fill level, i.e. with additional means for monitoring the fill level, e.g. half full flag, almost empty flag

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
  • Static Random-Access Memory (AREA)
DE68926833T 1988-05-09 1989-05-05 Flagge für einen FIFO Expired - Fee Related DE68926833T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US19155588A 1988-05-09 1988-05-09

Publications (2)

Publication Number Publication Date
DE68926833D1 true DE68926833D1 (de) 1996-08-22
DE68926833T2 DE68926833T2 (de) 1997-02-20

Family

ID=22705951

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68926833T Expired - Fee Related DE68926833T2 (de) 1988-05-09 1989-05-05 Flagge für einen FIFO

Country Status (4)

Country Link
EP (1) EP0342107B1 (de)
JP (1) JP2863545B2 (de)
KR (1) KR0137771B1 (de)
DE (1) DE68926833T2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5206817A (en) * 1989-03-31 1993-04-27 Sgs-Thomson Microelectronics, Inc. Pipelined circuitry for allowing the comparison of the relative difference between two asynchronous pointers and a programmable value
GB9008932D0 (en) * 1990-04-20 1990-06-20 British Broadcasting Corp Synchronisation of digital audio signals
JPH0417187A (ja) * 1990-05-09 1992-01-21 Nippon Telegr & Teleph Corp <Ntt> Ｆｉｆｏ回路
JP2604482B2 (ja) * 1990-05-16 1997-04-30 日本電気通信システム株式会社 Ｆｉｆｏレジスタ
DE69423069T2 (de) * 1993-10-29 2000-08-24 Ncr Int Inc System für Datentransfer
KR970029070A (ko) * 1995-11-04 1997-06-26 김광호 입출력데이타의 크기를 달리하는 선입선출메모리장치 및 그 방법
US6993602B2 (en) * 2002-01-29 2006-01-31 Intel Corporation Configuring queues based on a given parameter
US7315912B2 (en) 2004-04-01 2008-01-01 Nvidia Corporation Deadlock avoidance in a bus fabric
CN108833300B (zh) * 2018-06-21 2020-11-27 厦门大学 一种基于单天线的大数据包远距离传输方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE399773B (sv) * 1977-03-01 1978-02-27 Ellemtel Utvecklings Ab Adress- och avbrottsignalgenerator
US4486854A (en) * 1981-10-15 1984-12-04 Codex Corporation First-in, first-out memory system
US4694426A (en) * 1985-12-20 1987-09-15 Ncr Corporation Asynchronous FIFO status circuit
JPH01234928A (ja) * 1988-03-16 1989-09-20 Fujitsu Ltd バッファの状態検出回路

Also Published As

Publication number Publication date
EP0342107B1 (de) 1996-07-17
DE68926833T2 (de) 1997-02-20
KR900018824A (ko) 1990-12-22
JP2863545B2 (ja) 1999-03-03
EP0342107A3 (de) 1991-08-21
KR0137771B1 (ko) 1998-06-15
EP0342107A2 (de) 1989-11-15
JPH0277836A (ja) 1990-03-16

Similar Documents

Publication Publication Date Title
DE3856333D1 (de) Verpackungsmaterial für lichtempfindliches Material
DE69128815T2 (de) Warteschlangen für gegenseitige Verriegelung
DK586688D0 (da) Transportoer
DE68927858D1 (de) Tetrafluoräthangemisch für einen kühlschrank
DK624087D0 (da) Transportoer
MX158042A (es) Mejoras de transportador mecanico libre
DK154369C (da) Lysskilt
DE69029796D1 (de) Adressierprozessor für einen Signalprozessor
DE68926833D1 (de) Flagge für einen FIFO
DE69220002D1 (de) Umschlag für Transparente
DE68926667D1 (de) Einen Rechner enthaltende Anlage
DE68927902D1 (de) Befehlspufferspeicher für einen Mikrocomputer
DE69119044D1 (de) Zuführeinrichtung für Briefumschläge
DE3855629D1 (de) Verzweigungsschaltung für einen Pipeline-Prozessor
SE8801573D0 (sv) Helisolerat spennstycke
DK80789A (da) Affaldsbeholder
SE8702501D0 (sv) Tratt
DK65690A (da) Androstanderivater
FR2626365B1 (fr) Debitmetre
DE69121690D1 (de) Band für einen lockenwickler
FR2621301B1 (fr) Sangle a cables paralleles
KR850000931Y1 (en) A flag case
KR900014913U (ko) 탄성핀을 괘지시킨 계시판
ES1005121Y (es) Banderola publicitaria
KR890021606U (ko) 명패 소재

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee