DE68926518D1 - Flipflop-Schaltung - Google Patents

Flipflop-Schaltung

Info

Publication number
DE68926518D1
DE68926518D1 DE68926518T DE68926518T DE68926518D1 DE 68926518 D1 DE68926518 D1 DE 68926518D1 DE 68926518 T DE68926518 T DE 68926518T DE 68926518 T DE68926518 T DE 68926518T DE 68926518 D1 DE68926518 D1 DE 68926518D1
Authority
DE
Germany
Prior art keywords
flip
flop circuit
flop
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68926518T
Other languages
English (en)
Other versions
DE68926518T2 (de
Inventor
Makoto Shikata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Application granted granted Critical
Publication of DE68926518D1 publication Critical patent/DE68926518D1/de
Publication of DE68926518T2 publication Critical patent/DE68926518T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356017—Bistable circuits using additional transistors in the input circuit
    • H03K3/356052—Bistable circuits using additional transistors in the input circuit using pass gates
    • H03K3/35606—Bistable circuits using additional transistors in the input circuit using pass gates with synchronous operation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
DE68926518T 1988-02-29 1989-02-21 Flipflop-Schaltung Expired - Fee Related DE68926518T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63047047A JPH077901B2 (ja) 1988-02-29 1988-02-29 フリップフロップ回路

Publications (2)

Publication Number Publication Date
DE68926518D1 true DE68926518D1 (de) 1996-06-27
DE68926518T2 DE68926518T2 (de) 1997-01-23

Family

ID=12764255

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68926518T Expired - Fee Related DE68926518T2 (de) 1988-02-29 1989-02-21 Flipflop-Schaltung

Country Status (5)

Country Link
US (1) US5025174A (de)
EP (1) EP0330971B1 (de)
JP (1) JPH077901B2 (de)
CA (1) CA1299682C (de)
DE (1) DE68926518T2 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5140180A (en) * 1990-08-24 1992-08-18 Ncr Corporation High speed cmos flip-flop employing clocked tristate inverters
US5414380A (en) * 1993-04-19 1995-05-09 Motorola, Inc. Integrated circuit with an active-level configurable and method therefor
US5508648A (en) * 1994-08-01 1996-04-16 Intel Corporation Differential latch circuit
JP3043241B2 (ja) * 1994-10-24 2000-05-22 沖電気工業株式会社 可変遅延回路
US5650735A (en) * 1995-03-24 1997-07-22 Texas Instruments Incorporated Low power, high performance latching interfaces for converting dynamic inputs into static outputs
US5638018A (en) * 1995-06-02 1997-06-10 Advanced Micro Devices, Inc. P-type flip-flop
USH1796H (en) * 1996-05-02 1999-07-06 Sun Microsystems, Inc. Method and circuit for eliminating hold time violations in synchronous circuits
JPH09312553A (ja) * 1996-05-22 1997-12-02 Nec Corp 論理回路
JPH10117127A (ja) * 1996-10-11 1998-05-06 Toshiba Corp 論理記憶回路及び論理回路
US6069839A (en) * 1998-03-20 2000-05-30 Cypress Semiconductor Corp. Circuit and method for implementing single-cycle read/write operation(s), and random access memory including the circuit and/or practicing the method
US6232796B1 (en) * 1999-07-21 2001-05-15 Rambus Incorporated Apparatus and method for detecting two data bits per clock edge
US6563356B2 (en) 1999-10-19 2003-05-13 Honeywell International Inc. Flip-flop with transmission gate in master latch
US6417711B2 (en) * 1999-10-19 2002-07-09 Honeywell Inc. High speed latch and flip-flop
US6617901B1 (en) * 2001-04-27 2003-09-09 Cypress Semiconductor Corp. Master/dual-slave D type flip-flop
US6700425B1 (en) 2001-10-30 2004-03-02 Integrated Device Technology, Inc. Multi-phase clock generators that utilize differential signals to achieve reduced setup and hold times
US6573775B2 (en) 2001-10-30 2003-06-03 Integrated Device Technology, Inc. Integrated circuit flip-flops that utilize master and slave latched sense amplifiers
US7525362B1 (en) * 2006-03-17 2009-04-28 Xilinx, Inc. Circuit for and method of preventing an error in a flip-flop
US7855587B1 (en) 2006-06-02 2010-12-21 Marvell International Ltd. Asymmetric sense-amp flip-flop
US8754692B2 (en) * 2008-09-04 2014-06-17 Oracle America, Inc. Low power and soft error hardened dual edge triggered flip flop
US8149643B2 (en) 2008-10-23 2012-04-03 Cypress Semiconductor Corporation Memory device and method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2834798C3 (de) * 1978-08-09 1981-07-16 Standard Elektrik Lorenz Ag, 7000 Stuttgart Schaltungsanordnung zum Ansteuern einflankengesteuerter Bauelemente
US4496857A (en) * 1982-11-01 1985-01-29 International Business Machines Corporation High speed low power MOS buffer circuit for converting TTL logic signal levels to MOS logic signal levels
US4825409A (en) * 1985-05-13 1989-04-25 Wang Laboratories, Inc. NMOS data storage cell for clocked shift register applications
JPS61283092A (ja) * 1985-06-06 1986-12-13 Mitsubishi Electric Corp リセツトあるいはセツト付記憶回路を有した半導体集積回路
JPS63103511A (ja) * 1986-10-21 1988-05-09 Oki Electric Ind Co Ltd フリツプフロツプ回路

Also Published As

Publication number Publication date
DE68926518T2 (de) 1997-01-23
JPH01221911A (ja) 1989-09-05
EP0330971B1 (de) 1996-05-22
CA1299682C (en) 1992-04-28
US5025174A (en) 1991-06-18
JPH077901B2 (ja) 1995-01-30
EP0330971A3 (de) 1991-04-24
EP0330971A2 (de) 1989-09-06

Similar Documents

Publication Publication Date Title
DE69024431D1 (de) Flipflop-Schaltung
DK590187A (da) Trykt-kredsloebsantenne
KR880700419A (ko) 집적회로
DK638687A (da) Baereboelgereproducerende kredsloeb
NO176079C (no) Integrert kretskort
DE69033309D1 (de) Takterzeugungsschaltung
KR880700420A (ko) 집적회로
DE68926518D1 (de) Flipflop-Schaltung
DK600085A (da) Integreret kredsloeb
DE68925856D1 (de) Logische Bicmos-Schaltung
DK178686D0 (da) Stroemstyret logisk kredsloeb
DE69029468D1 (de) Integrierte Schaltungsanordnung
DE69128439D1 (de) Flip-Flop-Schaltung
KR900006852A (ko) 승산회로
DE68925748D1 (de) Logische Schaltung
IT8619722A1 (it) Disposizione circuitale
DE68928145D1 (de) TTL-ECL-Pegelumsetzungsschaltung
KR870001600A (ko) 플립플롭회로
FR2648943B1 (fr) Circuit echantillonneur-bloqueur
DE59010443D1 (de) Integrierte Schaltungsanordnung
ATA154388A (de) Integrierte schaltungsanordnung
DK492888A (da) Originalbord
KR900013684U (ko) Ohva회로
KR880006849A (ko) 논리회로
KR900003898U (ko) 스페이스 와이더 회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee