DE68922641T2 - Verfahren zur Herstellung eines N-Kanal-Transistors für Hochspannung, insbesondere für EEPROM-Speicher mit CMOS-Technologie. - Google Patents

Verfahren zur Herstellung eines N-Kanal-Transistors für Hochspannung, insbesondere für EEPROM-Speicher mit CMOS-Technologie.

Info

Publication number
DE68922641T2
DE68922641T2 DE68922641T DE68922641T DE68922641T2 DE 68922641 T2 DE68922641 T2 DE 68922641T2 DE 68922641 T DE68922641 T DE 68922641T DE 68922641 T DE68922641 T DE 68922641T DE 68922641 T2 DE68922641 T2 DE 68922641T2
Authority
DE
Germany
Prior art keywords
producing
high voltage
channel transistor
cmos technology
eeprom memories
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68922641T
Other languages
English (en)
Other versions
DE68922641D1 (de
Inventor
Carlo Riva
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
SGS Thomson Microelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics SRL filed Critical SGS Thomson Microelectronics SRL
Application granted granted Critical
Publication of DE68922641D1 publication Critical patent/DE68922641D1/de
Publication of DE68922641T2 publication Critical patent/DE68922641T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
DE68922641T 1988-02-29 1989-02-13 Verfahren zur Herstellung eines N-Kanal-Transistors für Hochspannung, insbesondere für EEPROM-Speicher mit CMOS-Technologie. Expired - Fee Related DE68922641T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8819580A IT1216476B (it) 1988-02-29 1988-02-29 Processo per l'ottenimento di transitori a canale n per alta tensione, particolarmente per memorie eeprom con tecnologia cmos.

Publications (2)

Publication Number Publication Date
DE68922641D1 DE68922641D1 (de) 1995-06-22
DE68922641T2 true DE68922641T2 (de) 1996-02-08

Family

ID=11159211

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68922641T Expired - Fee Related DE68922641T2 (de) 1988-02-29 1989-02-13 Verfahren zur Herstellung eines N-Kanal-Transistors für Hochspannung, insbesondere für EEPROM-Speicher mit CMOS-Technologie.

Country Status (4)

Country Link
EP (1) EP0331223B1 (de)
JP (1) JP2554929B2 (de)
DE (1) DE68922641T2 (de)
IT (1) IT1216476B (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995022174A1 (en) * 1994-02-15 1995-08-17 National Semiconductor Corporation High-voltage cmos transistors for a standard cmos process
JP2007218716A (ja) * 2006-02-16 2007-08-30 Matsushita Electric Ind Co Ltd 細胞電気生理センサ

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5947757A (ja) * 1982-09-10 1984-03-17 Hitachi Ltd 半導体集積回路装置とその製造法
KR910006249B1 (ko) * 1983-04-01 1991-08-17 가부시기가이샤 히다찌세이사꾸쇼 반도체 장치
US4577391A (en) * 1984-07-27 1986-03-25 Monolithic Memories, Inc. Method of manufacturing CMOS devices
DE3583472D1 (de) * 1984-08-28 1991-08-22 Toshiba Kawasaki Kk Verfahren zum herstellen einer halbleiteranordnung mit gateelektrode.
JPS61171165A (ja) * 1985-01-25 1986-08-01 Nissan Motor Co Ltd Ｍｏｓトランジスタ

Also Published As

Publication number Publication date
JPH027560A (ja) 1990-01-11
IT8819580A0 (it) 1988-02-29
EP0331223A2 (de) 1989-09-06
EP0331223A3 (de) 1991-01-16
DE68922641D1 (de) 1995-06-22
IT1216476B (it) 1990-03-08
JP2554929B2 (ja) 1996-11-20
EP0331223B1 (de) 1995-05-17

Similar Documents

Publication Publication Date Title
DE58901772D1 (de) Bauteil, insbesondere einbau-spuele sowie verfahren zu seiner herstellung.
DE68902700D1 (de) Verfahren zur herstellung von synthetischem schmieroel durch olefinoligomerisation.
DE59105118D1 (de) Einspritzventil und verfahren zur herstellung eines einspritzventils.
DE3382427D1 (de) Polymer/polyol-zusammensetzungen mit verbrennungswiderstand und verfahren zur herstellung von polyurethanen.
DE3578859D1 (de) Verfahren zur herstellung von kugeln aus streckmetall.
DE422940T1 (de) Verfahren zur herstellung eines dmos transistors.
DE68902542D1 (de) Verfahren zur herstellung von hydrierten cooligomeren.
DE3483851D1 (de) Verfahren zur herstellung eines schottky-gate-feldeffekttransistors.
DE69019120D1 (de) Künstlicher rasen, florgarn für einen künstlichen rasen sowie verfahren zur herstellung eines derartigen rasens.
DE68905487T2 (de) Verfahren zur herstellung einer integrierten schaltung mit bauelementen, die gates auf zwei ebenen enthalten.
DE69716163D1 (de) Verfahren zur Herstellung eines ABS-Harzes, ein ABS-Harz und eine ABS-Polycarbonatharzzusammensetzung die dieses gebraucht
DE3586160T2 (de) Durch extrudieren geschichtete teppichrueckseite und verfahren zur herstellung derselben.
DE3874857D1 (de) Verfahren zur herstellung eines mit pfropfung modifizierten alpha-olefin-copolymers.
DE69108938T2 (de) Verfahren zur Herstellung eines Feldeffekttransistors mit einer LDD-Struktur.
ATE129126T1 (de) Verfahren zur herstellung eines wässrigen viehfutterzusatzes und derart hergestellter futterzusatz.
DE68902702D1 (de) Verfahren zur herstellung von synthetischem schmieroel durch olefinoligomerisation.
DE69113673D1 (de) Halbleiterbauelement mit MOS-Transistoren und Verfahren zu dessen Herstellung.
DE68922641D1 (de) Verfahren zur Herstellung eines N-Kanal-Transistors für Hochspannung, insbesondere für EEPROM-Speicher mit CMOS-Technologie.
DE3485152D1 (de) Verfahren zur herstellung von polyolen durch gaerung von zuckern in industriellem umfang.
DE3484123D1 (de) Aethylen-vinyl-alkohol enthaltende polymermischungen, daraus hergestellte filme, z.b. orientierte filme, und verfahren zur herstellung derselben.
DE69130664D1 (de) Modifiziertes olefinpolymerisat, verfahren zur herstellung und harzzusammensetzung, die dieses polymer enthält
DE69426889D1 (de) Carbonatharz mit verbesserter fliessfaehigkeit, verfahren zu seiner herstellung und daraus hergestelltes duennwandiges teil
DE3579501D1 (de) Verfahren zur herstellung von polycarbonat-spritzgussformkoerpern.
DE3484289D1 (de) Verfahren zur herstellung von polyolen durch gaerung von zuckern in industriellem umfang.
DE3886871D1 (de) Verfahren zur Herstellung eines Feldeffekttransistors mit Übergangsgatter.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee