DE60323151D1 - Methode zum umschalten zwischen lesen und schreiben in einem speicherkontroller - Google Patents

Methode zum umschalten zwischen lesen und schreiben in einem speicherkontroller

Info

Publication number
DE60323151D1
DE60323151D1 DE60323151T DE60323151T DE60323151D1 DE 60323151 D1 DE60323151 D1 DE 60323151D1 DE 60323151 T DE60323151 T DE 60323151T DE 60323151 T DE60323151 T DE 60323151T DE 60323151 D1 DE60323151 D1 DE 60323151D1
Authority
DE
Germany
Prior art keywords
bank
memory controller
writing
reading
switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60323151T
Other languages
English (en)
Inventor
Bruce Christenson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of DE60323151D1 publication Critical patent/DE60323151D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1647—Handling requests for interconnection or transfer for access to memory bus based on arbitration with interleaved bank access
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Multi Processors (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Communication Control (AREA)
  • Dram (AREA)
  • Vehicle Body Suspensions (AREA)
  • Time-Division Multiplex Systems (AREA)
DE60323151T 2002-12-31 2003-12-10 Methode zum umschalten zwischen lesen und schreiben in einem speicherkontroller Expired - Lifetime DE60323151D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/335,485 US7093059B2 (en) 2002-12-31 2002-12-31 Read-write switching method for a memory controller
PCT/US2003/039155 WO2004061672A2 (en) 2002-12-31 2003-12-10 Read-write switching method for a memory controller

Publications (1)

Publication Number Publication Date
DE60323151D1 true DE60323151D1 (de) 2008-10-02

Family

ID=32655361

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60323151T Expired - Lifetime DE60323151D1 (de) 2002-12-31 2003-12-10 Methode zum umschalten zwischen lesen und schreiben in einem speicherkontroller

Country Status (9)

Country Link
US (1) US7093059B2 (de)
EP (1) EP1579335B1 (de)
KR (1) KR100865188B1 (de)
CN (1) CN100476985C (de)
AT (1) ATE405885T1 (de)
AU (1) AU2003294679A1 (de)
DE (1) DE60323151D1 (de)
TW (1) TWI253563B (de)
WO (1) WO2004061672A2 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7127574B2 (en) * 2003-10-22 2006-10-24 Intel Corporatioon Method and apparatus for out of order memory scheduling
US8081182B2 (en) * 2004-03-03 2011-12-20 Qualcomm Incorporated Depth buffer for rasterization pipeline
US20060069888A1 (en) * 2004-09-29 2006-03-30 International Business Machines (Ibm) Corporation Method, system and program for managing asynchronous cache scans
US20060129726A1 (en) * 2004-12-09 2006-06-15 International Business Machines Corporation Methods and apparatus for processing a command
US8082396B2 (en) * 2005-04-28 2011-12-20 International Business Machines Corporation Selecting a command to send to memory
US8065457B2 (en) * 2005-09-09 2011-11-22 Advanced Micro Devices, Inc. Delayed memory access request arbitration
US7698498B2 (en) * 2005-12-29 2010-04-13 Intel Corporation Memory controller with bank sorting and scheduling
US7596647B1 (en) 2006-09-18 2009-09-29 Nvidia Corporation Urgency based arbiter
US8060692B2 (en) * 2008-06-27 2011-11-15 Intel Corporation Memory controller using time-staggered lockstep sub-channels with buffered memory
US20100250826A1 (en) * 2009-03-24 2010-09-30 Micron Technology, Inc. Memory systems with a plurality of structures and methods for operating the same
CN101557419B (zh) * 2009-05-06 2012-07-11 成都市华为赛门铁克科技有限公司 一种数据读写系统和数据管理方法
US11614893B2 (en) 2010-09-15 2023-03-28 Pure Storage, Inc. Optimizing storage device access based on latency
US11275509B1 (en) * 2010-09-15 2022-03-15 Pure Storage, Inc. Intelligently sizing high latency I/O requests in a storage environment
US12008266B2 (en) 2010-09-15 2024-06-11 Pure Storage, Inc. Efficient read by reconstruction
JP5547154B2 (ja) * 2011-09-21 2014-07-09 株式会社東芝 メモリ・デバイス
US8996782B2 (en) 2012-03-23 2015-03-31 Kabushiki Kaisha Toshiba Memory system and bank interleaving method
KR102205899B1 (ko) 2014-02-27 2021-01-21 삼성전자주식회사 메모리의 뱅크 충돌을 방지하기 위한 방법 및 장치
TWI541647B (zh) * 2015-02-06 2016-07-11 瑞昱半導體股份有限公司 記憶體控制器及相關的控制方法
US10180803B2 (en) 2015-07-28 2019-01-15 Futurewei Technologies, Inc. Intelligent memory architecture for increased efficiency
US10437480B2 (en) * 2015-12-01 2019-10-08 Futurewei Technologies, Inc. Intelligent coded memory architecture with enhanced access scheduler
US9837135B2 (en) * 2016-03-03 2017-12-05 Samsung Electronics Co., Ltd. Methods for addressing high capacity SDRAM-like memory without increasing pin cost
US11048437B2 (en) * 2019-02-28 2021-06-29 Micron Technology, Inc. Double threshold controlled scheduling of memory access commands
CN113177012A (zh) * 2021-05-12 2021-07-27 成都实时技术股份有限公司 Pcie-srio数据交互处理方法
US11755246B2 (en) * 2021-06-24 2023-09-12 Advanced Micro Devices, Inc. Efficient rank switching in multi-rank memory controller

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8401804D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Data storage apparatus
EP0425550B1 (de) * 1988-06-30 1995-01-04 Wang Laboratories, Inc. Steuereinheit für den speicher
US5784582A (en) * 1996-10-28 1998-07-21 3Com Corporation Data processing system having memory controller for supplying current request and next request for access to the shared memory pipeline
US6272600B1 (en) 1996-11-15 2001-08-07 Hyundai Electronics America Memory request reordering in a data processing system
US5948081A (en) * 1997-12-22 1999-09-07 Compaq Computer Corporation System for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be flushed
US6233661B1 (en) * 1998-04-28 2001-05-15 Compaq Computer Corporation Computer system with memory controller that hides the next cycle during the current cycle
US6219765B1 (en) * 1998-08-03 2001-04-17 Micron Technology, Inc. Memory paging control apparatus
US6216178B1 (en) * 1998-11-16 2001-04-10 Infineon Technologies Ag Methods and apparatus for detecting the collision of data on a data bus in case of out-of-order memory accesses of different times of memory access execution
US6389520B2 (en) * 1998-12-23 2002-05-14 Micron Technology, Inc. Method for controlling out of order accessing to a multibank memory
US6393512B1 (en) * 1999-09-27 2002-05-21 Ati International Srl Circuit and method for detecting bank conflicts in accessing adjacent banks
US6393534B1 (en) * 1999-09-27 2002-05-21 Ati International Srl Scheduler for avoiding bank conflicts in issuing concurrent requests to main memory
US6662265B1 (en) * 2000-08-31 2003-12-09 Hewlett-Packard Development Company, L.P. Mechanism to track all open pages in a DRAM memory system
US6622225B1 (en) * 2000-08-31 2003-09-16 Hewlett-Packard Development Company, L.P. System for minimizing memory bank conflicts in a computer system
US6938133B2 (en) * 2001-09-28 2005-08-30 Hewlett-Packard Development Company, L.P. Memory latency and bandwidth optimizations
WO2004006103A1 (en) * 2002-07-09 2004-01-15 Globespanvirata Incorporated Method and system for improving access latency of multiple bank devices
US7127574B2 (en) * 2003-10-22 2006-10-24 Intel Corporatioon Method and apparatus for out of order memory scheduling

Also Published As

Publication number Publication date
WO2004061672A8 (en) 2008-08-21
TW200413913A (en) 2004-08-01
TWI253563B (en) 2006-04-21
KR20050093809A (ko) 2005-09-23
US7093059B2 (en) 2006-08-15
AU2003294679A8 (en) 2004-07-29
CN100476985C (zh) 2009-04-08
WO2004061672A3 (en) 2004-10-14
WO2004061672A2 (en) 2004-07-22
CN1519854A (zh) 2004-08-11
EP1579335B1 (de) 2008-08-20
AU2003294679A1 (en) 2004-07-29
EP1579335A2 (de) 2005-09-28
KR100865188B1 (ko) 2008-10-23
US20040128428A1 (en) 2004-07-01
ATE405885T1 (de) 2008-09-15

Similar Documents

Publication Publication Date Title
DE60323151D1 (de) Methode zum umschalten zwischen lesen und schreiben in einem speicherkontroller
ATE526666T1 (de) Speicheranordnung mit einem befehl für verzögertes schreiben
WO2004059651A3 (en) Nonvolatile memory unit with specific cache
DE602004020495D1 (de) Gepuffertes speichermodul mit impliziter zu expliziter speicherbefehlsexpansion
ATE500554T1 (de) Speichersystem mit einer kürzeren burstlänge als der prefetchlänge
TW200632916A (en) Scratch pad block
WO2002073619A3 (en) System latency levelization for read data
TW200619971A (en) System with host and storage controller
TW200617663A (en) Storage device and host apparatus
TW200630799A (en) Memory system and method having uni-directional data buses
TW200834304A (en) Non-volatile semiconductor memory system and data write method thereof
TW200641903A (en) Solid state disk controller apparatus
WO2004040453A3 (en) Method and apparatus for grouping pages within a block
ATE431590T1 (de) Verfahren zum dynamischen einstellen einer speicherseitenschliess-strategie
EP2031492A4 (de) Datenspeicheranordnung und datenspeicherverfahren
DE60205266D1 (de) Datenschreibvorrichtung, datenschreibverfahren und programm
TW200506609A (en) Data storage device, management information updating method in data storage device, and computer program
WO2006030966A3 (en) File storage device, host apparatus, method of formatting nonvolatile semiconductor memory, and method of writing data in nonvolatile semiconductor memory
WO2004079495A3 (en) Efficient flash memory device driver
EP1400894A3 (de) Speichersteuerungsgerät
TW200614250A (en) Semiconductor memory device, nonvolatile semiconductor memory device
ATE476709T1 (de) Speichersteuerung und verfahren zum schreiben in einen speicher
TW200520536A (en) Control device, system and method for reading multi-pixel
TW200732918A (en) Method and system for accessing non-volatile storage devices
TW200611262A (en) Optical disc device

Legal Events

Date Code Title Description
8364 No opposition during term of opposition