DE60231112D1 - - Google Patents

Info

Publication number
DE60231112D1
DE60231112D1 DE60231112T DE60231112T DE60231112D1 DE 60231112 D1 DE60231112 D1 DE 60231112D1 DE 60231112 T DE60231112 T DE 60231112T DE 60231112 T DE60231112 T DE 60231112T DE 60231112 D1 DE60231112 D1 DE 60231112D1
Authority
DE
Germany
Prior art keywords
timeslot
switching
output
switch
demultiplexing architecture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60231112T
Other languages
German (de)
English (en)
Inventor
William J Dally
John Edmondson
Donald Priore
Ephrem Wu
John W Poulton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LSI Corp
Original Assignee
LSI Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LSI Corp filed Critical LSI Corp
Application granted granted Critical
Publication of DE60231112D1 publication Critical patent/DE60231112D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/40—Constructional details, e.g. power supply, mechanical construction or backplane
    • H04L49/405—Physical details, e.g. power supply, mechanical construction or backplane of ATM switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/52—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements
    • H04Q3/521—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements using semiconductors in the switching stages

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Interface Circuits In Exchanges (AREA)
DE60231112T 2001-04-27 2002-04-24 Expired - Lifetime DE60231112D1 (https=)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US28725201P 2001-04-27 2001-04-27
US10/052,233 US6807186B2 (en) 2001-04-27 2002-01-17 Architectures for a single-stage grooming switch
PCT/US2002/013066 WO2002089431A1 (en) 2001-04-27 2002-04-24 Architectures for a single-stage switch

Publications (1)

Publication Number Publication Date
DE60231112D1 true DE60231112D1 (https=) 2009-03-26

Family

ID=26730366

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60231112T Expired - Lifetime DE60231112D1 (https=) 2001-04-27 2002-04-24

Country Status (8)

Country Link
US (1) US6807186B2 (https=)
EP (1) EP1384357B1 (https=)
JP (1) JP2004534443A (https=)
CN (1) CN1262091C (https=)
AT (1) ATE422769T1 (https=)
CA (1) CA2445001C (https=)
DE (1) DE60231112D1 (https=)
WO (1) WO2002089431A1 (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002100021A2 (en) * 2001-06-01 2002-12-12 Fujitsu Network Communications, Inc. System and method of multiplexing tdm and packet data
US7167480B1 (en) * 2001-06-21 2007-01-23 Lighthouse Capital Partners Iv, Lp Multi-service data transport architecture
US9048965B2 (en) * 2001-08-24 2015-06-02 Mark Henrik Sandstrom Input-controllable dynamic cross-connect
US7139291B2 (en) * 2002-04-04 2006-11-21 Bay Microsystems, Inc. Hitless reconfiguration of a switching network
US9917883B2 (en) 2002-06-13 2018-03-13 Throughputer, Inc. Direct binary file transfer based network management system free of messaging, commands and data format conversions
US20080117068A1 (en) * 2006-11-16 2008-05-22 Mark Henrik Sandstrom Intelligent Network Alarm Status Monitoring
US7305014B2 (en) * 2003-04-22 2007-12-04 David Kirk Synchronous system bus
ATE371323T1 (de) * 2004-04-05 2007-09-15 Alcatel Lucent Schaltmatrix für ein telekommunikationsnetzwerkelement
US7623454B1 (en) * 2005-11-16 2009-11-24 Sprint Communications Company L.P. Packet-oriented cross-connect system
US7986713B2 (en) 2006-12-09 2011-07-26 Mark Henrik Sandstrom Data byte load based network byte-timeslot allocation
US8804760B2 (en) * 2008-06-12 2014-08-12 Mark Henrik Sandstrom Network data transport multiplexer bus with global and local optimization of capacity allocation
US8254378B2 (en) * 2009-07-23 2012-08-28 Altera Canada Co. Strict-sense minimal spanning switch non-blocking architecture
US9825883B2 (en) * 2010-05-27 2017-11-21 Ciena Corporation Extensible time space switch systems and methods
CN102571548B (zh) * 2010-12-21 2015-05-20 上海贝尔股份有限公司 用于光传输网络的网络节点
CN112632036B (zh) * 2020-12-24 2024-04-30 深圳赛安特技术服务有限公司 一种数据交换体系的管理平台、方法及相关设备

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7005143A (https=) 1970-04-10 1971-10-12
BE789402A (fr) 1971-10-01 1973-01-15 Western Electric Co Systeme de commutation a repartition temporelle
FR2224961B1 (https=) 1973-04-06 1977-04-29 Voyer Paul
KR900006793B1 (ko) * 1984-10-18 1990-09-21 휴우즈 에어크라프트 캄파니 패킷 스위치 다중 대기행렬 NxM 스위치 노오드 및 처리 방법
US4967405A (en) * 1988-12-09 1990-10-30 Transwitch Corporation System for cross-connecting high speed digital SONET signals
GB2258366B (en) 1991-08-02 1995-03-29 Plessey Telecomm An ATM switching arrangement
US5583861A (en) 1994-04-28 1996-12-10 Integrated Telecom Technology ATM switching element and method having independently accessible cell memories
EP0821852B1 (en) * 1995-04-15 2003-01-22 International Business Machines Corporation Sdh/sonet interface
SE504985C2 (sv) * 1995-05-09 1997-06-09 Ericsson Telefon Ab L M ATM-växelkärna

Also Published As

Publication number Publication date
CN1513243A (zh) 2004-07-14
US20020181482A1 (en) 2002-12-05
EP1384357B1 (en) 2009-02-11
EP1384357A1 (en) 2004-01-28
WO2002089431A1 (en) 2002-11-07
CA2445001C (en) 2011-07-19
JP2004534443A (ja) 2004-11-11
CN1262091C (zh) 2006-06-28
US6807186B2 (en) 2004-10-19
ATE422769T1 (de) 2009-02-15
CA2445001A1 (en) 2002-11-07

Similar Documents

Publication Publication Date Title
DE60231112D1 (https=)
ATE360329T1 (de) Zeitmultiplexleitungsvermittlender router
AU2000264879A1 (en) Reconfigurable computer networks
AU2002359170A1 (en) Protected bidirectional wdm network
AU2002216248A1 (en) Digital cross-connect
AU2001262507A1 (en) Switching system
WO2003041254A3 (en) Multiple-output flyback converter
DK2301541T3 (da) Antibiotiske sammensætninger til behandling af øjet
AU6774500A (en) Scalable switching fabric
AU2001239070A1 (en) Convertible computer input device
AU2002211739A1 (en) Reconfigurable microdisplay
AU2001234309A1 (en) Input unit arrangement
AU2173201A (en) Fiber-optic switching element
AUPQ712500A0 (en) Telecommunications traffic regulator
ATE331416T1 (de) Optischer tdm und wdm vermittlungsknoten
AU2002225706A1 (en) Reconfigurable, all optical add/drop nodes using non-interrupting switching apparatus
WO2003063403A3 (en) Overhead reduction in a communications system
AU2001215496A1 (en) Circuit for switching optical paths
GB2343344B (en) Communication switch including input throttling to reduce output congestion
AU2003282760A8 (en) Three-dimensional optical switch with annular input/output ports
WO2001055814A3 (en) Channelizer switch
ATE313115T1 (de) Schaltanordnung, die zeitschlitzbusleitungen und puffer beinhalten
AU2002326325A1 (en) High density severlets utilizing high speed data bus
AU2001290094A1 (en) Rotaxane dyes
AU2001287897A1 (en) Manipulation of spermatozoa

Legal Events

Date Code Title Description
8364 No opposition during term of opposition