ATE422769T1 - Architekturen für einen einstufigen schalter - Google Patents

Architekturen für einen einstufigen schalter

Info

Publication number
ATE422769T1
ATE422769T1 AT02725811T AT02725811T ATE422769T1 AT E422769 T1 ATE422769 T1 AT E422769T1 AT 02725811 T AT02725811 T AT 02725811T AT 02725811 T AT02725811 T AT 02725811T AT E422769 T1 ATE422769 T1 AT E422769T1
Authority
AT
Austria
Prior art keywords
architectures
single stage
stage switch
timeslot
switching
Prior art date
Application number
AT02725811T
Other languages
English (en)
Inventor
William Dally
John Edmondson
Donald Priore
Ephrem Wu
John Poulton
Original Assignee
Lsi Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lsi Corp filed Critical Lsi Corp
Application granted granted Critical
Publication of ATE422769T1 publication Critical patent/ATE422769T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/40—Constructional details, e.g. power supply, mechanical construction or backplane
    • H04L49/405—Physical details, e.g. power supply, mechanical construction or backplane of ATM switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/52—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements
    • H04Q3/521—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements using semiconductors in the switching stages

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Interface Circuits In Exchanges (AREA)
AT02725811T 2001-04-27 2002-04-24 Architekturen für einen einstufigen schalter ATE422769T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US28725201P 2001-04-27 2001-04-27
US10/052,233 US6807186B2 (en) 2001-04-27 2002-01-17 Architectures for a single-stage grooming switch

Publications (1)

Publication Number Publication Date
ATE422769T1 true ATE422769T1 (de) 2009-02-15

Family

ID=26730366

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02725811T ATE422769T1 (de) 2001-04-27 2002-04-24 Architekturen für einen einstufigen schalter

Country Status (8)

Country Link
US (1) US6807186B2 (de)
EP (1) EP1384357B1 (de)
JP (1) JP2004534443A (de)
CN (1) CN1262091C (de)
AT (1) ATE422769T1 (de)
CA (1) CA2445001C (de)
DE (1) DE60231112D1 (de)
WO (1) WO2002089431A1 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002100021A2 (en) * 2001-06-01 2002-12-12 Fujitsu Network Communications, Inc. System and method of multiplexing tdm and packet data
US7167480B1 (en) * 2001-06-21 2007-01-23 Lighthouse Capital Partners Iv, Lp Multi-service data transport architecture
US9048965B2 (en) * 2001-08-24 2015-06-02 Mark Henrik Sandstrom Input-controllable dynamic cross-connect
US7139291B2 (en) * 2002-04-04 2006-11-21 Bay Microsystems, Inc. Hitless reconfiguration of a switching network
US20080117068A1 (en) * 2006-11-16 2008-05-22 Mark Henrik Sandstrom Intelligent Network Alarm Status Monitoring
US9917883B2 (en) 2002-06-13 2018-03-13 Throughputer, Inc. Direct binary file transfer based network management system free of messaging, commands and data format conversions
US7305014B2 (en) * 2003-04-22 2007-12-04 David Kirk Synchronous system bus
DE602004008421T2 (de) * 2004-04-05 2008-05-15 Alcatel Lucent Schaltmatrix für ein Telekommunikationsnetzwerkelement
US7623454B1 (en) * 2005-11-16 2009-11-24 Sprint Communications Company L.P. Packet-oriented cross-connect system
US7986713B2 (en) 2006-12-09 2011-07-26 Mark Henrik Sandstrom Data byte load based network byte-timeslot allocation
US8804760B2 (en) * 2008-06-12 2014-08-12 Mark Henrik Sandstrom Network data transport multiplexer bus with global and local optimization of capacity allocation
US8254378B2 (en) 2009-07-23 2012-08-28 Altera Canada Co. Strict-sense minimal spanning switch non-blocking architecture
US9825883B2 (en) * 2010-05-27 2017-11-21 Ciena Corporation Extensible time space switch systems and methods
CN102571548B (zh) * 2010-12-21 2015-05-20 上海贝尔股份有限公司 用于光传输网络的网络节点
CN112632036B (zh) * 2020-12-24 2024-04-30 深圳赛安特技术服务有限公司 一种数据交换体系的管理平台、方法及相关设备

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7005143A (de) 1970-04-10 1971-10-12
BE789402A (fr) 1971-10-01 1973-01-15 Western Electric Co Systeme de commutation a repartition temporelle
FR2224961B1 (de) 1973-04-06 1977-04-29 Voyer Paul
KR900006793B1 (ko) * 1984-10-18 1990-09-21 휴우즈 에어크라프트 캄파니 패킷 스위치 다중 대기행렬 NxM 스위치 노오드 및 처리 방법
US4967405A (en) * 1988-12-09 1990-10-30 Transwitch Corporation System for cross-connecting high speed digital SONET signals
GB2258366B (en) 1991-08-02 1995-03-29 Plessey Telecomm An ATM switching arrangement
US5583861A (en) 1994-04-28 1996-12-10 Integrated Telecom Technology ATM switching element and method having independently accessible cell memories
EP0821852B1 (de) * 1995-04-15 2003-01-22 International Business Machines Corporation Sdh/sonet-interface
SE504985C2 (sv) * 1995-05-09 1997-06-09 Ericsson Telefon Ab L M ATM-växelkärna

Also Published As

Publication number Publication date
US20020181482A1 (en) 2002-12-05
WO2002089431A1 (en) 2002-11-07
EP1384357B1 (de) 2009-02-11
CA2445001A1 (en) 2002-11-07
DE60231112D1 (de) 2009-03-26
JP2004534443A (ja) 2004-11-11
CA2445001C (en) 2011-07-19
CN1262091C (zh) 2006-06-28
CN1513243A (zh) 2004-07-14
EP1384357A1 (de) 2004-01-28
US6807186B2 (en) 2004-10-19

Similar Documents

Publication Publication Date Title
ATE422769T1 (de) Architekturen für einen einstufigen schalter
WO2001094994A3 (en) A reconfigurable optical switch
ATE360329T1 (de) Zeitmultiplexleitungsvermittlender router
NO20042643L (no) Effektiv multippel inngangs- multippel utgangssystem for multiveifadingkanaler
ATE441293T1 (de) Bass-management-systeme
AU5811699A (en) Strictly non-blocking optical switch core having optimized switching architecture based on reciprocity conditions
ATE388539T1 (de) Geschütztes bidirektionales wdm-netzwerk
DE59509069D1 (de) Optische 1xn- und nxn-schaltmatrix in baumstruktur
DK1284587T3 (da) Rekonfigurerbar lavenergi-høreindretning
AU2002305402A1 (en) Split redundant trunk architecture using passive splitters and path switching
DE60104601D1 (de) Skalierbare N x M Schaltmatrixarchitectur für Radiofrequenzübertragung
WO2002077817A3 (en) Fault tolerant hybrid switching architecture coupling pci buses and processors
ATE499801T1 (de) Optischer kreuzvermittlungsschalter
ATE504020T1 (de) Optischer schalter
DE60333445D1 (de) Optischer querverbinder mit mehrstufigem clos-netzwerk, wobei eine einstufige matrix eine stufe des clos-netzwerks umfasst
ATE331416T1 (de) Optischer tdm und wdm vermittlungsknoten
AU2002225706A1 (en) Reconfigurable, all optical add/drop nodes using non-interrupting switching apparatus
ATE477683T1 (de) Schaltnetzwerk
DE60137370D1 (de) Puffer mit reduzierten eingangs/ausgangspannungen
SE0004303D0 (sv) Switching apparatus
ATE480907T1 (de) Hochfrequenzschalter
DE602005021293D1 (de) Verstärker mit hohem Wirkungsgrad
DE50102016D1 (de) Elektronisches sicherheitsschaltgerät
AU2003282760A8 (en) Three-dimensional optical switch with annular input/output ports
EP2432127A3 (de) Routing-Architektur mit Hochgeschwindigkeits-E/A-Umlaufpfad

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties