DE602006020500D1 - Justierung einer digitalverzögerungsfunktion einer datenspeichereinheit - Google Patents

Justierung einer digitalverzögerungsfunktion einer datenspeichereinheit

Info

Publication number
DE602006020500D1
DE602006020500D1 DE602006020500T DE602006020500T DE602006020500D1 DE 602006020500 D1 DE602006020500 D1 DE 602006020500D1 DE 602006020500 T DE602006020500 T DE 602006020500T DE 602006020500 T DE602006020500 T DE 602006020500T DE 602006020500 D1 DE602006020500 D1 DE 602006020500D1
Authority
DE
Germany
Prior art keywords
write
memory
clock
cycle
adjustment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006020500T
Other languages
English (en)
Inventor
Klaus Ruthemann
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of DE602006020500D1 publication Critical patent/DE602006020500D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1036—Read-write modes for single port memories, i.e. having either a random port or a serial port using data shift registers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/003—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation in serial memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers
DE602006020500T 2006-03-17 2006-03-17 Justierung einer digitalverzögerungsfunktion einer datenspeichereinheit Active DE602006020500D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/EP2006/060849 WO2007107182A1 (en) 2006-03-17 2006-03-17 Adjusting a digital delay function of a data memory unit

Publications (1)

Publication Number Publication Date
DE602006020500D1 true DE602006020500D1 (de) 2011-04-14

Family

ID=36685849

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006020500T Active DE602006020500D1 (de) 2006-03-17 2006-03-17 Justierung einer digitalverzögerungsfunktion einer datenspeichereinheit

Country Status (6)

Country Link
US (1) US7933156B2 (de)
EP (1) EP1997112B1 (de)
CN (1) CN101443852B (de)
AT (1) ATE500593T1 (de)
DE (1) DE602006020500D1 (de)
WO (1) WO2007107182A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8238349B2 (en) 2008-06-18 2012-08-07 Altera Canada Co. Method of accessing stored information in multi-framed data transmissions

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5563891A (en) * 1995-09-05 1996-10-08 Industrial Technology Research Institute Waiting time jitter reduction by synchronizer stuffing threshold modulation
US6125157A (en) * 1997-02-06 2000-09-26 Rambus, Inc. Delay-locked loop circuitry for clock delay adjustment
US7072433B2 (en) 2001-07-11 2006-07-04 Micron Technology, Inc. Delay locked loop fine tune
JP4417807B2 (ja) * 2004-08-25 2010-02-17 株式会社東芝 エラスティックバッファ

Also Published As

Publication number Publication date
CN101443852B (zh) 2012-10-10
WO2007107182A1 (en) 2007-09-27
US20090219771A1 (en) 2009-09-03
EP1997112B1 (de) 2011-03-02
US7933156B2 (en) 2011-04-26
EP1997112A1 (de) 2008-12-03
CN101443852A (zh) 2009-05-27
ATE500593T1 (de) 2011-03-15

Similar Documents

Publication Publication Date Title
TW200746144A (en) Calibration system for writing and reading multiple states into phase change memory
ATE475181T1 (de) Konfigurierbarer mvram und konfigurationsverfahren
TW200802402A (en) Non-volatile memory device and methods using the same
JP2015537400A5 (de)
SG166731A1 (en) Pcm memories for storage bus interfaces
ATE534995T1 (de) Mehrebenen-zellenzugangspuffer mit zweifacher funktion
TWI348699B (en) Non-volatile memory with background data latch caching during read operations and methods therefor
TW200701233A (en) Use of data latches in cache operations of non-volatile memories
TW200737213A (en) Method and system for error correction in flash memory
WO2010051621A8 (en) Bridge device having a virtual page buffer
TW200623125A (en) Clock signal generation apparatus for use in semiconductor memory device and its method
DE1305804T1 (de) Synchroner flash-speicher mit burst-status ausgabe
GB0917013D0 (en) Memory device with error correction capability and efficient partial word write operation
CN102792381A (zh) 用于多电平存储器单元(mlc)快闪存储器的防数据破坏的保护
CN103578535A (zh) 用于读取nand快闪存储器的方法和设备
JP2008004218A5 (de)
TW200601351A (en) Semiconductor memory device having test mode for data access time
TW200601042A (en) Non-volatile memory and method with memory planes alignment
WO2016174521A8 (en) Multiple read and write port memory
KR101839892B1 (ko) 파이프 래치 제어회로 및 이를 활용한 반도체 집적회로
DE602006020500D1 (de) Justierung einer digitalverzögerungsfunktion einer datenspeichereinheit
GB2456292B (en) Interleaving or de-interleaving a stream of data received in successive frames
TW200735113A (en) Semiconductor device and operating method thereof
TW200627470A (en) Register file apparatus and method incorporating read-after-write blocking using detection cells
WO2008042201A3 (en) Memory write timing system