GB2456292B - Interleaving or de-interleaving a stream of data received in successive frames - Google Patents
Interleaving or de-interleaving a stream of data received in successive framesInfo
- Publication number
- GB2456292B GB2456292B GB0721853A GB0721853A GB2456292B GB 2456292 B GB2456292 B GB 2456292B GB 0721853 A GB0721853 A GB 0721853A GB 0721853 A GB0721853 A GB 0721853A GB 2456292 B GB2456292 B GB 2456292B
- Authority
- GB
- United Kingdom
- Prior art keywords
- data
- interleaving
- sequence
- memory
- locations
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/276—Interleaving address generation
- H03M13/2764—Circuits therefore
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2782—Interleaver implementations, which reduce the amount of required interleaving memory
- H03M13/2785—Interleaver using in-place interleaving, i.e. writing to and reading from the memory is performed at the same memory location
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2789—Interleaver providing variable interleaving, e.g. variable block sizes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/24—Systems for the transmission of television signals using pulse code modulation
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
The invention concerns an efficient interleaver, preferably for use with DVB-T2. The interleaver is initially filled sequentially [0,1,2,3,4...]. The data in the nth memory locations, with an increment when the maximum memory address has been reached, is then read out and immediately replaced with data for the second frame [0,3,6,9...1,4,7,10...]. The data nth memory location in the frames write sequence is then read out and again immediately refilled with the next frame [0,9,18,27...1,10,19,28...] and then [0,27,54...1,28,55...]. Thus the sequence of memory locations has steps of n0 for the initial write and then n1, n2, n3... for subsequent read/writes. Depending on memory size the sequence of locations can loop around quicker and can return to sequential at some point. When used with variable bit rate (VBR) data the interleave will skip address positions for which input data is lacking. Therefore if rate data was received addresses outside the shaded area in the figure would not be used.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0721853A GB2456292B (en) | 2007-11-07 | 2007-11-07 | Interleaving or de-interleaving a stream of data received in successive frames |
PCT/GB2008/003726 WO2009060185A2 (en) | 2007-11-07 | 2008-11-05 | Interleaving or de-interleaving a stream of data received in successive frames |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0721853A GB2456292B (en) | 2007-11-07 | 2007-11-07 | Interleaving or de-interleaving a stream of data received in successive frames |
Publications (3)
Publication Number | Publication Date |
---|---|
GB0721853D0 GB0721853D0 (en) | 2007-12-19 |
GB2456292A GB2456292A (en) | 2009-07-15 |
GB2456292B true GB2456292B (en) | 2010-03-17 |
Family
ID=38858299
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB0721853A Expired - Fee Related GB2456292B (en) | 2007-11-07 | 2007-11-07 | Interleaving or de-interleaving a stream of data received in successive frames |
Country Status (2)
Country | Link |
---|---|
GB (1) | GB2456292B (en) |
WO (1) | WO2009060185A2 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2465611B (en) * | 2008-11-25 | 2011-04-27 | British Broadcasting Corp | Interleaving or de-interleaving of data of variable rate |
FR2955001A1 (en) * | 2010-01-06 | 2011-07-08 | St Microelectronics Grenoble 2 | METHOD AND DEVICE FOR LINE AND COLUMN INTERLACING FOR BLOCKS OF VARIABLE SIZE |
JP5564566B2 (en) * | 2010-07-12 | 2014-07-30 | パナソニック株式会社 | Deinterleaving apparatus and method, and data transmission system and method |
GB2491377A (en) * | 2011-05-31 | 2012-12-05 | British Broadcasting Corp | Method and apparatus for memory access in an interleaver |
US8804452B2 (en) * | 2012-07-31 | 2014-08-12 | Micron Technology, Inc. | Data interleaving module |
EP3033880A4 (en) | 2013-08-14 | 2017-04-26 | LG Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978883A (en) * | 1993-12-07 | 1999-11-02 | Thomson Multimedia Sa | Block interleaving and deinterleaving method and device therefor |
EP1100202A1 (en) * | 1998-07-17 | 2001-05-16 | Kabushiki Kaisha Kenwood | De-interleave circuit |
US6986081B1 (en) * | 1999-03-15 | 2006-01-10 | Matsushita Electric Industrial Co., Ltd. | Block interleaving apparatus, block deinterleaving apparatus, block interleaving method and block deinterleaving method |
-
2007
- 2007-11-07 GB GB0721853A patent/GB2456292B/en not_active Expired - Fee Related
-
2008
- 2008-11-05 WO PCT/GB2008/003726 patent/WO2009060185A2/en active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978883A (en) * | 1993-12-07 | 1999-11-02 | Thomson Multimedia Sa | Block interleaving and deinterleaving method and device therefor |
EP1100202A1 (en) * | 1998-07-17 | 2001-05-16 | Kabushiki Kaisha Kenwood | De-interleave circuit |
US6986081B1 (en) * | 1999-03-15 | 2006-01-10 | Matsushita Electric Industrial Co., Ltd. | Block interleaving apparatus, block deinterleaving apparatus, block interleaving method and block deinterleaving method |
Also Published As
Publication number | Publication date |
---|---|
WO2009060185A3 (en) | 2009-06-25 |
GB2456292A (en) | 2009-07-15 |
WO2009060185A2 (en) | 2009-05-14 |
GB0721853D0 (en) | 2007-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2456292B (en) | Interleaving or de-interleaving a stream of data received in successive frames | |
TW200634838A (en) | Page buffer of flash memory device with improved program operation performance and program operation control method | |
TW200701233A (en) | Use of data latches in cache operations of non-volatile memories | |
WO2003071689A3 (en) | Combined interleaver and deinterleaver, and turbo decoder comprising a combined interleaver and deinterleaver | |
EP1587227A3 (en) | Method for controlling a memory for time deinterleaving in a receiver for Digital Multimedia Broadcast (DMB) | |
EP1801981A3 (en) | Decoding device, control method, and program | |
TW200513045A (en) | Device and method of interleaving or deinterleaving an incoming word sequence to form an outgoing word sequence | |
WO2009097677A8 (en) | Non-volatile memory device having configurable page size | |
WO2006072945A3 (en) | Method of managing a multi-bit cell flash memory with improved reliability and performance | |
WO2010147770A3 (en) | Use of emerging non-volatile memory elements with flash memory | |
WO2007028026A3 (en) | Flash drive fast wear leveling | |
EP2227810A4 (en) | Fault-tolerant non-volatile integrated circuit memory | |
US20060236045A1 (en) | Apparatus for deinterleaving interleaved data using direct memory access | |
WO2002019537A1 (en) | Interleaving apparatus | |
TW200802402A (en) | Non-volatile memory device and methods using the same | |
WO2008008512A3 (en) | Symbol rate hardware accelerator | |
US7783936B1 (en) | Memory arbitration technique for turbo decoding | |
TWI569587B (en) | Convolutional de-interleaver | |
EP1947652A8 (en) | Phase-change memory device with error correction capability | |
GB2465611B (en) | Interleaving or de-interleaving of data of variable rate | |
TW201130231A (en) | Receiving apparatus, receiving method, program, and receiving system | |
WO2002003598A3 (en) | Block interleaver and de-interleaver with buffer to reduce power consumption | |
TW200708948A (en) | Architecture and method for storing data | |
TW200627466A (en) | An architecture for reading and writing an external memory | |
US20070277064A1 (en) | Reconfigurable convolutional interleaver/deinterleaver using minimum amount of memory and an address generator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20141107 |