DE602006003869D1 - System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang - Google Patents

System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang

Info

Publication number
DE602006003869D1
DE602006003869D1 DE602006003869T DE602006003869T DE602006003869D1 DE 602006003869 D1 DE602006003869 D1 DE 602006003869D1 DE 602006003869 T DE602006003869 T DE 602006003869T DE 602006003869 T DE602006003869 T DE 602006003869T DE 602006003869 D1 DE602006003869 D1 DE 602006003869D1
Authority
DE
Germany
Prior art keywords
memory
requests
write memory
read
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE602006003869T
Other languages
German (de)
English (en)
Inventor
Osamu Takahashi
Harm Peter Hofstee
Brian King Flachs
Sang Hoo Dhong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE602006003869D1 publication Critical patent/DE602006003869D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
DE602006003869T 2005-02-03 2006-01-25 System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang Expired - Lifetime DE602006003869D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/050,040 US7617338B2 (en) 2005-02-03 2005-02-03 Memory with combined line and word access
PCT/EP2006/050433 WO2006082154A2 (en) 2005-02-03 2006-01-25 System and method for a memory with combined line and word access

Publications (1)

Publication Number Publication Date
DE602006003869D1 true DE602006003869D1 (de) 2009-01-08

Family

ID=36097154

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006003869T Expired - Lifetime DE602006003869D1 (de) 2005-02-03 2006-01-25 System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang

Country Status (8)

Country Link
US (1) US7617338B2 (https=)
EP (1) EP1849083B1 (https=)
JP (1) JP4931828B2 (https=)
CN (1) CN101111828B (https=)
AT (1) ATE415664T1 (https=)
DE (1) DE602006003869D1 (https=)
TW (1) TWI362591B (https=)
WO (1) WO2006082154A2 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7681014B2 (en) * 2005-02-04 2010-03-16 Mips Technologies, Inc. Multithreading instruction scheduler employing thread group priorities
US8015323B2 (en) * 2006-02-28 2011-09-06 Infineon Technologies Ag Acquisition of data and autonomous transfer of data through communication interface in automotive system
US20080201312A1 (en) * 2007-01-17 2008-08-21 Encirq Corporation Systems and methods for a devicesql parallel query
JP4356030B2 (ja) * 2007-05-17 2009-11-04 ソニー株式会社 情報処理装置および方法
US7941574B2 (en) * 2008-08-11 2011-05-10 International Business Machines Corporation CKD partial record handling
US7870309B2 (en) * 2008-12-23 2011-01-11 International Business Machines Corporation Multithreaded programmable direct memory access engine
US7870308B2 (en) * 2008-12-23 2011-01-11 International Business Machines Corporation Programmable direct memory access engine
JP6146128B2 (ja) * 2013-05-20 2017-06-14 ヤマハ株式会社 データ処理装置
US9842630B2 (en) * 2013-10-16 2017-12-12 Rambus Inc. Memory component with adjustable core-to-interface data rate ratio
CN115794376A (zh) * 2022-10-31 2023-03-14 东风汽车集团股份有限公司 数据传输处理装置、方法、控制装置以及可读存储介质

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0288649B1 (en) * 1987-04-22 1992-10-21 International Business Machines Corporation Memory control subsystem
US4918587A (en) * 1987-12-11 1990-04-17 Ncr Corporation Prefetch circuit for a computer memory subject to consecutive addressing
US4929246A (en) * 1988-10-27 1990-05-29 C. R. Bard, Inc. Method for closing and sealing an artery after removing a catheter
US5446845A (en) * 1993-09-20 1995-08-29 International Business Machines Corporation Steering logic to directly connect devices having different data word widths
US5669013A (en) * 1993-10-05 1997-09-16 Fujitsu Limited System for transferring M elements X times and transferring N elements one time for an array that is X*M+N long responsive to vector type instructions
US5784700A (en) * 1994-12-12 1998-07-21 Texas Instruments Incorporated Memory interface with address shift for different memory types
US7272703B2 (en) * 1997-08-01 2007-09-18 Micron Technology, Inc. Program controlled embedded-DRAM-DSP architecture and methods
US6351784B1 (en) 1998-12-28 2002-02-26 International Business Machines Corp. System for determining whether a subsequent transaction may be allowed or must be allowed or must not be allowed to bypass a preceding transaction
US6341318B1 (en) * 1999-08-10 2002-01-22 Chameleon Systems, Inc. DMA data streaming
US7386671B2 (en) * 2000-06-09 2008-06-10 Texas Instruments Incorporated Smart cache
EP1182564A3 (en) * 2000-08-21 2004-07-28 Texas Instruments France Local memory with indicator bits to support concurrent DMA and CPU access
US6775727B2 (en) * 2001-06-23 2004-08-10 Freescale Semiconductor, Inc. System and method for controlling bus arbitration during cache memory burst cycles
JP2003044354A (ja) * 2001-07-26 2003-02-14 Matsushita Electric Ind Co Ltd メモリ制御装置
US6920510B2 (en) * 2002-06-05 2005-07-19 Lsi Logic Corporation Time sharing a single port memory among a plurality of ports

Also Published As

Publication number Publication date
TWI362591B (en) 2012-04-21
ATE415664T1 (de) 2008-12-15
JP2008529181A (ja) 2008-07-31
TW200632668A (en) 2006-09-16
CN101111828B (zh) 2010-10-13
JP4931828B2 (ja) 2012-05-16
WO2006082154A2 (en) 2006-08-10
WO2006082154A3 (en) 2006-09-21
CN101111828A (zh) 2008-01-23
EP1849083B1 (en) 2008-11-26
US7617338B2 (en) 2009-11-10
EP1849083A2 (en) 2007-10-31
US20060179176A1 (en) 2006-08-10

Similar Documents

Publication Publication Date Title
US7793037B2 (en) Partial page scheme for memory technologies
JP6143872B2 (ja) 装置、方法、およびシステム
TW200614049A (en) Pipelined data relocation and improved chip architectures
JP2010524133A5 (https=)
RU2015151131A (ru) Загрузка парциальной ширины, зависящая от режима, в процессорах с регистрами с большим числом разрядов, способы и системы
WO2005008410A3 (en) Programmable processor and method with wide operations
WO2008154191A3 (en) Cache metadata for implementing bounded transactional memory
GB2411271A (en) State engine for data processor
KR20100126442A (ko) 실행 유닛 내의 데이터 전달을 위한 시스템 및 방법
CN110503990A (zh) 用于存储器的同时读取和预充电的系统、设备和方法
RU2006124547A (ru) Замещение регистров обработки данных
JP2006507602A5 (https=)
ATE415664T1 (de) System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang
CN106663471A (zh) 用于反向存储器备份的方法和装置
US11573743B2 (en) Pointer dereferencing within memory sub-system
WO2003060721A3 (de) Verfahren und anordnung zum beschreiben von nv-memories in einer controller-architektur sowie ein entsprechendes computerprogrammprodukt und ein entsprechendes computerlesbares speichermedium
US7979681B2 (en) System and method of selectively accessing a register file
DE69618831D1 (de) ECC-geschützte Speicherorganisation mit Lese-Änderungs-Schreib-Pipelinezugriff
TW200703361A (en) Nonvolatile memory performing verify processing in sequential write
CN102043723B (zh) 用于通用流处理器的可变访存模式的片上缓存结构
JP2008529181A5 (https=)
CN100392623C (zh) 用于从地址高速缓存去除条目的方法和设备
TW201426318A (zh) 非一致性儲存結構實現方法及系統
EP0676687A3 (en) Power management units for computer systems.
ATE81731T1 (de) Vektorschlange in computern mit vektorregister.

Legal Events

Date Code Title Description
8320 Willingness to grant licences declared (paragraph 23)
8364 No opposition during term of opposition