CN101111828B - 用于具有组合行和字访问的存储器的系统和方法 - Google Patents

用于具有组合行和字访问的存储器的系统和方法 Download PDF

Info

Publication number
CN101111828B
CN101111828B CN2006800039185A CN200680003918A CN101111828B CN 101111828 B CN101111828 B CN 101111828B CN 2006800039185 A CN2006800039185 A CN 2006800039185A CN 200680003918 A CN200680003918 A CN 200680003918A CN 101111828 B CN101111828 B CN 101111828B
Authority
CN
China
Prior art keywords
dma
read
memory
write
requests
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2006800039185A
Other languages
English (en)
Chinese (zh)
Other versions
CN101111828A (zh
Inventor
董祥厚
B·K·弗拉奇斯
H·P·霍夫斯蒂
高桥修
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN101111828A publication Critical patent/CN101111828A/zh
Application granted granted Critical
Publication of CN101111828B publication Critical patent/CN101111828B/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
CN2006800039185A 2005-02-03 2006-01-25 用于具有组合行和字访问的存储器的系统和方法 Expired - Fee Related CN101111828B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/050,040 2005-02-03
US11/050,040 US7617338B2 (en) 2005-02-03 2005-02-03 Memory with combined line and word access
PCT/EP2006/050433 WO2006082154A2 (en) 2005-02-03 2006-01-25 System and method for a memory with combined line and word access

Publications (2)

Publication Number Publication Date
CN101111828A CN101111828A (zh) 2008-01-23
CN101111828B true CN101111828B (zh) 2010-10-13

Family

ID=36097154

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2006800039185A Expired - Fee Related CN101111828B (zh) 2005-02-03 2006-01-25 用于具有组合行和字访问的存储器的系统和方法

Country Status (8)

Country Link
US (1) US7617338B2 (https=)
EP (1) EP1849083B1 (https=)
JP (1) JP4931828B2 (https=)
CN (1) CN101111828B (https=)
AT (1) ATE415664T1 (https=)
DE (1) DE602006003869D1 (https=)
TW (1) TWI362591B (https=)
WO (1) WO2006082154A2 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7681014B2 (en) * 2005-02-04 2010-03-16 Mips Technologies, Inc. Multithreading instruction scheduler employing thread group priorities
US8015323B2 (en) * 2006-02-28 2011-09-06 Infineon Technologies Ag Acquisition of data and autonomous transfer of data through communication interface in automotive system
US20080201312A1 (en) * 2007-01-17 2008-08-21 Encirq Corporation Systems and methods for a devicesql parallel query
JP4356030B2 (ja) * 2007-05-17 2009-11-04 ソニー株式会社 情報処理装置および方法
US7941574B2 (en) * 2008-08-11 2011-05-10 International Business Machines Corporation CKD partial record handling
US7870309B2 (en) * 2008-12-23 2011-01-11 International Business Machines Corporation Multithreaded programmable direct memory access engine
US7870308B2 (en) * 2008-12-23 2011-01-11 International Business Machines Corporation Programmable direct memory access engine
JP6146128B2 (ja) * 2013-05-20 2017-06-14 ヤマハ株式会社 データ処理装置
US9842630B2 (en) * 2013-10-16 2017-12-12 Rambus Inc. Memory component with adjustable core-to-interface data rate ratio
CN115794376A (zh) * 2022-10-31 2023-03-14 东风汽车集团股份有限公司 数据传输处理装置、方法、控制装置以及可读存储介质

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6341318B1 (en) * 1999-08-10 2002-01-22 Chameleon Systems, Inc. DMA data streaming
US6351784B1 (en) * 1998-12-28 2002-02-26 International Business Machines Corp. System for determining whether a subsequent transaction may be allowed or must be allowed or must not be allowed to bypass a preceding transaction

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0288649B1 (en) * 1987-04-22 1992-10-21 International Business Machines Corporation Memory control subsystem
US4918587A (en) * 1987-12-11 1990-04-17 Ncr Corporation Prefetch circuit for a computer memory subject to consecutive addressing
US4929246A (en) * 1988-10-27 1990-05-29 C. R. Bard, Inc. Method for closing and sealing an artery after removing a catheter
US5446845A (en) * 1993-09-20 1995-08-29 International Business Machines Corporation Steering logic to directly connect devices having different data word widths
US5669013A (en) * 1993-10-05 1997-09-16 Fujitsu Limited System for transferring M elements X times and transferring N elements one time for an array that is X*M+N long responsive to vector type instructions
US5784700A (en) * 1994-12-12 1998-07-21 Texas Instruments Incorporated Memory interface with address shift for different memory types
US7272703B2 (en) * 1997-08-01 2007-09-18 Micron Technology, Inc. Program controlled embedded-DRAM-DSP architecture and methods
US7386671B2 (en) * 2000-06-09 2008-06-10 Texas Instruments Incorporated Smart cache
EP1182564A3 (en) * 2000-08-21 2004-07-28 Texas Instruments France Local memory with indicator bits to support concurrent DMA and CPU access
US6775727B2 (en) * 2001-06-23 2004-08-10 Freescale Semiconductor, Inc. System and method for controlling bus arbitration during cache memory burst cycles
JP2003044354A (ja) * 2001-07-26 2003-02-14 Matsushita Electric Ind Co Ltd メモリ制御装置
US6920510B2 (en) * 2002-06-05 2005-07-19 Lsi Logic Corporation Time sharing a single port memory among a plurality of ports

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6351784B1 (en) * 1998-12-28 2002-02-26 International Business Machines Corp. System for determining whether a subsequent transaction may be allowed or must be allowed or must not be allowed to bypass a preceding transaction
US6341318B1 (en) * 1999-08-10 2002-01-22 Chameleon Systems, Inc. DMA data streaming

Also Published As

Publication number Publication date
TWI362591B (en) 2012-04-21
ATE415664T1 (de) 2008-12-15
DE602006003869D1 (de) 2009-01-08
JP2008529181A (ja) 2008-07-31
TW200632668A (en) 2006-09-16
JP4931828B2 (ja) 2012-05-16
WO2006082154A2 (en) 2006-08-10
WO2006082154A3 (en) 2006-09-21
CN101111828A (zh) 2008-01-23
EP1849083B1 (en) 2008-11-26
US7617338B2 (en) 2009-11-10
EP1849083A2 (en) 2007-10-31
US20060179176A1 (en) 2006-08-10

Similar Documents

Publication Publication Date Title
KR102893502B1 (ko) 순환 큐 기반의 명령어 메모리를 포함하는 메모리 장치 및 그 동작방법
KR101248246B1 (ko) 주변 컴포넌트를 위한 커맨드 큐
US7620749B2 (en) Descriptor prefetch mechanism for high latency and out of order DMA device
CN101278269B (zh) 用于改进的dmac翻译机制的系统和方法
US20200004549A1 (en) Multi-threaded instruction buffer design
US20160132237A1 (en) Data storage device, data processing system and method of operation
US11868306B2 (en) Processing-in-memory concurrent processing system and method
JP4226085B2 (ja) マイクロプロセッサ及びマルチプロセッサシステム
US20210019185A1 (en) Compute task state encapsulation
JP2005500621A (ja) デュアル・インライン・メモリモジュール・フォーマットにおいて一連のマルチアダプティブプロセッサを採用したクラスタ型コンピュータ用スイッチ／ネットワークアダプタポート
US20080320487A1 (en) Scheduling tasks across multiple processor units of differing capacity
CN101111828B (zh) 用于具有组合行和字访问的存储器的系统和方法
EP2546756A2 (en) Effective utilization of flash interface
JP2023500741A (ja) 異種メモリシステムに対するシグナリング
EP3407184A2 (en) Near memory computing architecture
JPS6297036A (ja) 計算機システム
US12346566B2 (en) Write arbiter circuit with per-rank allocation override mode
CN113851168B (zh) 扩展存储器架构
US9965321B2 (en) Error checking in out-of-order task scheduling
CN105760317A (zh) 数据写系统和用于核心处理器的数据写方法
JP4300205B2 (ja) 情報処理システムおよび情報処理方法
CN116594805A (zh) 用于设备中复制目的地原子性的系统、方法和装置
US20090100220A1 (en) Memory system, control method thereof and computer system
US20090077322A1 (en) System and Method for Getllar Hit Cache Line Data Forward Via Data-Only Transfer Protocol Through BEB Bus

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20101013